

LP62S16256F-T Series

Preliminary

256K X 16 BIT LOW VOLTAGE CMOS SRAM

Features

Operating voltage: 2.7V to 3.3VAccess times: 70 ns (max.)

■ Current:

Very low power version: Operating: 40mA (max.) Standby: 10uA (max.)

■ Full static operation, no clock or refreshing required

General Description

The LP62S16256F-T is a low operating current 4,194,304-bit static random access memory organized as 262,144 words by 16 bits and operates on low power voltage from 2.7V to 3.3V. It is built using AMIC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.


- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Data retention voltage: 2.0V (min.)
- Available in 44-pin TSOP and 48-ball CSP (6×8mm) packages

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2.0V.

Pin Configurations

■ TSOP




■ CSP (Chip Size Package) 48-pin Top View

	1	2	3	4	5	6
Α	LB	ŌĒ	A0	A1	A2	NC
В	I/O ₉	HB	А3	A4	CE	I/O ₁
С	I/O ₁₀	I/O ₁₁	A5	A6	I/O ₂	I/O ₃
D	GND	I/O ₁₂	A17	A7	I/O ₄	vcc
Е	VCC	I/O ₁₃	NC	A16	I/O ₅	GND
F	I/O ₁₅	I/O ₁₄	A14	A15	I/O ₆	I/O ₇
G	I/O ₁₆	NC	A12	A13	WE	I/O ₈
Н	NC	A8	A9	A10	A11	NC



Block Diagram



Pin Descriptions -- TSOP

Pin No.	Symbol	Description
1 - 5, 18 - 27, 42 - 44	A0 - A17	Address Inputs
6	CE	Chip Enable Input
7 - 10, 13 - 16, 29 - 32, 35 - 38	I/O1 - I/O16	Data Inputs/Outputs
17	WE	Write Enable Input
39	ĪΒ	Lower Byte Enable Input (I/O1 to I/O8)
40	HB	Higher Byte Enable Input (I/O ₉ to I/O ₁₆)
41	ŌĒ	Output Enable Input
11, 33	VCC	Power
12, 34	GND	Ground
28	NC	No Connection



Pin Description - CSP

Symbol	Description	Symbol	Description
A0 - A17	Address Inputs	HB	Higher Byte Enable Input (I/O9 - I/O16)
CE	Chip Enable	ŌĒ	Output Enable
I/O1 - I/O16	Data Input/Output	VCC	Power Supply
WE	Write Enable Input	GND	Ground
LB	Byte Enable Input (I/O1 - I/O8)	NC	No Connection

Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3	3.3	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



Absolute Maximum Ratings*

VCC to GND	0.5V to +4.0V
IN, IN/OUT Volt to GND	0.5V to VCC + 0.5V
Operating Temperature, Topr	25°C to +85°C
Storage Temperature, Tstg	55°C to +125°C
Power Dissipation, PT	0.7W

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (TA = -25°C to + 85°C, VCC = 2.7V to 3.3V, GND = 0V)

Symbol	Parameter	LP62S162	56F-70LLT	Unit	Conditions
		Min.	Max.		
141	Input Leakage Current	-	1	μА	Vin = GND to VCC
	Output Leakage Current	-	1	μА	$ \overline{CE} = V_{IH} $ $ \overline{LB} = \overline{HB} = V_{IH} $ $ V_{I/O} = GND \text{ to VCC} $
lcc	Active Power Supply Current	-	5	mA	$\overline{CE} = V_{IL},$ $\overline{LB} = V_{IL} \text{ or } \overline{HB} = V_{IL}, \text{ Ivo} = 0\text{mA}$
lcc1	Dynamic Operating	-	40	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}$, $\overline{LB} = V_{IL}$ or $\overline{HB} = V_{IL}$, $I_{VO} = 0$ mA
lcc2	Current	-	15	mA	$\begin{array}{l} \overline{CE} \leq 0.2V \\ \overline{LB} \leq 0.2V \text{ or } \overline{HB} \leq 0.2V \\ \text{Ivo} = 0 \text{ mA} \end{array}$
lsв		-	1	mA	CE = Vih or LB = HB = Vih
ls _{B1}	Standby Current	-	10	μА	$\overline{CE} \ge VCC - 0.2V \text{ or } \overline{LB} = \overline{HB} \ge VCC - 0.2V$ $V_{IN} \ge VCC - 0.2V \text{ or } V_{IN} \le 0.2V$
Vol	Output Low Voltage	-	0.4	V	loL = 2.1 mA
Vон	Output High Voltage	2.2	-	V	Іон = -1.0 mA



Truth Table

CE	ŌĒ	WE	LB	НВ	I/O1 to I/O8 Mode	I/O ₉ to I/O ₁₆ Mode	VCC Current
Н	Х	Х	Х	Х	Not selected	Not selected Not selected	
Х	Х	Х	Н	Н	High - Z	High - Z	Isb1, Isb
			L	L	Read	Read	lcc1, lcc2, lcc
L	L	Н	L	Н	Read	High - Z	lcc1, lcc2, lcc
			Н	L	High - Z	Read	lcc1, lcc2, lcc
			L	L	Write	Write	lcc1, lcc2, lcc
L	Х	L	L	Н	Write	High - Z	lcc1, lcc2, lcc
			Н	L	High - Z	Write	lcc1, lcc2, lcc
L	Н	Н	L	Х	High - Z	High - Z	Icc1, Icc2, Icc
L	Н	Н	Х	L	High - Z	High - Z	lcc1, lcc2, lcc

Note: X = H or L

Capacitance (T_A = 25° C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance		6	pF	Vin = 0V
Cı/o*	o* Input/Output Capacitance		8	pF	Vvo = 0V

^{*} These parameters are sampled and not 100% tested.



AC Characteristics (T_A = -25° C to $+85^{\circ}$ C, VCC = 2.7V to 3.3V)


Symbol	Parameter	LP62S16	256F-70LLT	Unit
-		Min.	Max.	
Read Cycle		-	1	1
trc	Read Cycle Time	70	-	ns
taa	Address Access Time	-	70	ns
tace	Chip Enable Access Time	-	70	ns
tве	Byte Enable Access Time	-	70	ns
toe	Output Enable to Output Valid	-	35	ns
tcLz	Chip Enable to Output in Low Z	10	-	ns
tвьz	Byte Enable to Output in Low Z	10	-	ns
toLz	Output Enable to Output in Low Z	5	-	ns
tcHz	Chip Disable to Output in High Z	-	25	ns
tвнz	Byte Disable to Output in High Z	-	25	ns
tонz	Output Disable to Output in High Z	-	25	ns
toн	Output Hold from Address Change	5	-	ns
Write Cycle		•		
twc	Write Cycle Time	70	-	ns
tcw	Chip Enable to End of Write	60	-	ns
tвw	Byte Enable to End of Write	60	-	ns
tas	Address Setup Time	0	-	ns
taw	Address Valid to End of Write	60	-	ns
twp	Write Pulse Width	50	-	ns
twr	Write Recovery Time	0	-	ns
twнz	Write to Output in High Z	-	25	ns
tow	Data to Write Time Overlap	30	-	ns
tон	Data Hold from Write Time	0	-	ns
tow	Output Active from End of Write	5	-	ns

Note: tblz, tolz, tchz, tbhz and tohz and twhz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms

Read Cycle 1^(1, 2, 4)



Read Cycle 2^(1, 2, 3)




- Notes: 1. WE is high for Read Cycle.
 - 2. Device is continuously enabled $\overline{CE} = V_{IL}$, $\overline{HB} = V_{IL}$ and, or $\overline{LB} = V_{IL}$.
 - 3. Address valid prior to or coincident with \overline{CE} and $(\overline{HB}$ and, or \overline{LB}) transition low.

 - 5. Transition is measured $\pm 500 \text{mV}$ from steady state. This parameter is sampled and not 100% tested.



Timing Waveforms (continued)


Write Cycle 1 (Write Enable Controlled)





Timing Waveforms (continued)


Write Cycle 2 (Chip Enable Controlled)





Timing Waveforms (continued)

Write Cycle 3 (Byte Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp, tbw) of a low $\overline{\text{CE}}$, $\overline{\text{WE}}$ and ($\overline{\text{HB}}$ and , or $\overline{\text{LB}}$).
- 3. twn is measured from the earliest of \overline{CE} or \overline{WE} or (\overline{HB}) and , or \overline{LB} going high to the end of the Write cycle.
- 4. OE level is high or low.
- 5. Transition is measured ± 500 mV from steady state. This parameter is sampled and not 100% tested.



AC Test Conditions

Input Pulse Levels	0.4V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load for tclz, tolz, tchz, tohz, twhz, and tow

Data Retention Characteristics ($T_A = -25$ °C to 85°C)


Symbol	Parameter	Min.	Max.	Unit	Conditions
Vdr	VCC for Data Retention	2.0	3.3	V	CE ≥ VCC - 0.2V
					or $\overline{LB} = \overline{HB} \ge VCC - 0.2V$
ICCDR	Data Retention Current	-	5*	μА	$\begin{array}{c} \text{VCC} = 2.0\text{V}, \\ \overline{\text{CE}} \geq \text{VCC} - 0.2\text{V or} \\ \overline{\text{LB}} = \overline{\text{HB}} \geq \text{VCC} - 0.2\text{V} \\ \text{Vin} \geq \text{VCC} - 0.2\text{V or Vin} \leq 0.2\text{V} \end{array}$
tcdr	Chip Disable to Data Retention Time	0	-	ns	
tr	Operation Recovery Time	trc	-	ns	See Retention Waveform
tvr	VCC Rising Time from Data Retention Voltage to Operating Voltage	5	-	ms	

^{*} LP62S16256F-70LLT

lccpr: max. $1.5\mu A$ at $T_A = 0^{\circ}C$ to $+ 40^{\circ}C$



Low VCC Data Retention Waveform



Ordering Information


Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
LP62S16256FV-70LLT	70	40	10	44L TSOP
LP62S16256FU-70LLT		40	10	48L CSP



Package Information

TSOP 44L TYPE II Outline Dimensions

unit: inches/mm



Symbol	Dimension in inch			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	-	-	0.047	-	-	1.20
A1	0.002	-	-	0.05	-	-
A2	0.037	0.039	0.041	0.95	1.00	1.05
В	0.010	0.014	0.018	0.25	0.35	0.45
С	-	0.006	-	-	0.15	-
D	0.721	0.725	0.729	18.31	18.41	18.51
Е	0.396	0.400	0.404	10.06	10.16	10.26
е	-	0.031	-	-	0.80	-
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L ₁	-	0.031	-	-	0.80	-
S	-	-	0.036	-	-	0.93
у	-	-	0.004	-	-	0.10
θ	0°	-	5°	0°	-	5°

Notes:


- 1. Dimension D&E do not include interlead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Dimension S includes end flash.



Package Information

48LD CSP (6 x 8 mm) Outline Dimensions (48TFBGA)

unit: mm



Complete	Dimensions in mm				
Symbol	MIN.	NOM.	MAX.		
Α	1.04	1.14	1.24		
A1	0.20	0.25	0.30		
A ₂	0.48	0.53	0.58		
D	5.90	6.00	6.10		
Е	7.90	8.00	8.10		
D ₁		3.75			
E ₁		5.25			
е		0.75			
b	0.30	0.35	0.40		

Note:

- THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC MO192 (LOW PROFILE BGA FAMILY).
- PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- DIMENSION b IS MEASURED AT THE MAXIMUM.
 THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
- 4. BALL PAD OPENING OF SUBSTRATE IS Φ 0.3mm (SMD) SUGGEST TO DESIGN THE PCB LAND SIZE AS Φ 0.3mm (NSMD)