



Preliminary

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Document Title

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Revision History

Rev. No.	<u>History</u>	Issue Date	<u>Remark</u>
0.0	Initial issue	March 30, 2000	Preliminary



Preliminary

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Features

Operating voltage: 2.7V to 3.3VAccess times: 70ns (max.)

■ Current:

A62S6316H: Operating: 50mA (max.)

Standby: $15\mu A$ (max.)

General Description

The A62S6316H is a low operating current 1,048,576-bit static random access memory organized as 65,536 words by 16 bits and operates on low power supply voltage from 2.7V to 3.3V. It is built using AMIC's high performance CMOS process.


Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Data retention voltage: 2V (min.)

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.

Block Diagram



1



Pin Configurations

Symbol	Description		
A0 - A15	Address Inputs		
CE	Chip Enable Input		
I/O ₀ - I/O ₁₅	Data Input/Outputs		
WE	Write Enable Input		
LB	Byte Enable Input (I/O₀ to I/O⁊)		
HB	Byte Enable Input (I/O ₈ to I/O ₁₅)		
ŌĒ	Output Enable Input		
VCC	Power		
GND	Ground		
NC	No Connection		

Recommended DC Operating Conditions

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.3	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



Absolute Maximum Ratings*

VCC to GND	0.5V to +4.6V
IN, IN/OUT Volt to GND0.5V	to VCC + 0.5V
Operating Temperature, Topr	0°C to +70°C
Storage Temperature, Tstg5	55°C to +125°C
Power Dissipation, Pt	0.7W
Soldering Temp. & Time	260°C, 10 sec

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (TA = 0° C to + 70° C, VCC = 2.7V to 3.3V, GND = 0V)

Symbol	Parameter	A62S6	6316H	Unit	Conditions
		Min.	Max.		
14	Input Leakage Current	-	1	μΑ	Vin = GND to VCC
	Output Leakage Current	ı	1	μА	\overline{CE} = Vih or \overline{LB} = Vih or \overline{HB} = Vih or \overline{OE} = Vih or \overline{WE} = Vih \overline{VVO} = GND to VCC
lcc	Active Power Supply Current	-	5	mA	CE = VIL, Ivo = 0mA
lcc1	Dynamic Operating	-	50	mA	$\frac{\text{Min. Cycle, Duty} = 100\%}{\text{CE}} = \text{Vil., Ivo} = \text{0mA}$
lcc2	Current	-	20	mA	\overline{CE} = Vil, Vih = VCC, Vil = 0V, f = 1MHz, Ivo = 0 mA
lsв	Standby Power	-	0.5	mA	CE = VIH
Is _B 1	Supply Current	-	15	μΑ	$\overline{CE} \ge VCC - 0.2V$ $V_{IN} \ge 0V$
Vol	Output Low Voltage	-	0.4	V	loL = 2.1mA
Vон	Output High Voltage	2.2	-	V	Іон = -1.0mA



Truth Table

CE	ŌĒ	WE	LB	НВ	I/O ₀ to I/O ₇ Mode	I/O ₈ to I/O ₁₅ Mode	VCC Current
Н	Х	Х	Х	Х	Not selected	Not selected	ISB1, ISB
			L	L	Read	Read	lcc1, lcc2, lcc
L	L	Н	L	Н	Read	High - Z	lcc1, lcc2, lcc
			Н	L	High - Z	Read	lcc1, lcc2, lcc
			L	L	Write	Write	lcc1, lcc2, lcc
L	Х	L	L	Н	Write	Not Write/Hi - Z	lcc1, lcc2, lcc
			Н	L	Not Write/Hi - Z	Write	lcc1, lcc2, lcc
	1.1	1.1	L	Х	High - Z	High - Z	lcc1, lcc2, lcc
L	Н	Н	Х	L	High - Z	High - Z	Icc1, Icc2, Icc
Х	Х	Х	Н	Н	Not selected	Not selected	ISB1, ISB

Note: X = H or L

Capacitance (T_A = 25° C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance	-	6	pF	Vin = 0V
Ci/o*	Input/Output Capacitance	-	8	pF	Vvo = 0V

^{*} These parameters are sampled and not 100% tested.



AC Characteristics (T_A = 0° C to +70°C, VCC = 2.7V to 3.3V)


Symbol	Parameter	A62S	6316H	Unit
		Min.	Max.	
Read Cycle			1	1
trc	Read Cycle Time	70	-	ns
taa	Address Access Time	-	70	ns
tace	Chip Enable Access Time	-	70	ns
tве	Byte Enable Access Time	-	70	ns
toE	Output Enable to Output Valid	-	35	ns
tcLz	Chip Enable to Output in Low Z	10	-	ns
tвьz	Byte Enable to Output in Low Z	5	-	ns
toLz	Output Enable to Output in Low Z	5	-	ns
tснz	Chip Disable to Output in High Z	-	25	ns
tвнz	Byte Disable to Output in High Z	-	25	ns
tонz	Output Disable to Output in High Z	-	25	ns
toн	Output Hold from Address Change	10	-	ns
Write Cycle				
twc	Write Cycle Time	70	-	ns
tcw	Chip Enable to End of Write	60	-	ns
tвw	Byte Enable to End of Write	60	-	ns
tas	Address Setup Time	0	-	ns
taw	Address Valid to End of Write	60	-	ns
twp	Write Pulse Width	50	-	ns
twr	Write Recovery Time	0	-	ns
twнz	Write to Output in High Z	-	30	ns
tow	Data to Write Time Overlap	30	-	ns
tрн	Data Hold from Write Time	0	-	ns
tow	Output Active from End of Write	5	-	ns

Note: tchz, tbhz and tohz and twhz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms

Read Cycle 1^(1, 2, 4)



Read Cycle 2^(1, 2, 3)




Notes: 1. $\overline{\text{WE}}$ is high for Read Cycle.

- 2. Device is continuously enabled $\overline{CE} = V_{IL}$, $\overline{HB} = V_{IH}$ and, or $\overline{LB} = V_{IL}$.
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ and $(\overline{\text{HB}} \text{ and, or } \overline{\text{LB}})$ transition low.
- 4. $\overline{OE} = VIL$.
- 5. Transition is measured $\pm 500 \text{mV}$ from steady state. This parameter is sampled and not 100% tested.



Timing Waveforms (continued)


Write Cycle 1 (Write Enable Controlled)





Timing Waveforms (continued)


Write Cycle 2 (Chip Enable Controlled)





Timing Waveforms (continued)

Write Cycle 3 (Byte Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp, tbw) of a low \overline{CE} , \overline{WE} and (\overline{HB} and, or \overline{LB}).
- 3. two is measured from the earliest of \overline{CE} or \overline{WE} or (\overline{HB}) and, or \overline{LB} going high to the end of the Write cycle.
- 4. $\overline{\text{OE}}$ level is high or low.
- 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.



AC Test Conditions

Input Pulse Levels	0V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load





Figure 2. Output Load for tclz, tolz, tchz, tohz, twhz, and tow

Data Retention Characteristics $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Conditions
Vdr	VCC for Data Retention	2.0	3.3	V	CE ≥ VCC - 0.2V
Iccdr	Data Retention Current		5	μА	$\frac{\text{VCC} = 2.0\text{V}}{\text{CE}} \ge \text{VCC} - 0.2\text{V}$
tcdr	Chip Disable to Data Retention Time	0	-	ns	
tr	tr Operation Recovery Time		-	ns	See Retention Waveform
tvr	VCC Rise Time from Data Retention Voltage to Operating Voltage	5	-	ms	



Low VCC Data Retention Waveform




Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (μΑ)	Package
A62S6316H	70	50	15	Chip Form



Pad Configurations

PIN OUT (NN) is pin no. of standard package type. NN is pad no. viewed by die form.



Pad Location

Pad No.	Din No	Pad Name	Coordina	ite (um)
Pad No.	Pin No.	Pad Name	Х	Υ
1	(1)	A4	-2239.85	-266.98
2	(2)	A3	-2239.85	-467.88
3	(3)	A2	-2239.85	-759.67
4	(4)	A1	-2239.85	-912.56
5	(5)	A0	-2239.85	-1209.04
6	(6)	CE	-2038.56	-1356.50
7	(7)	I/O ₀	-1820.49	-1356.19
8	(8)	I/O ₁	-1436.33	-1356.19
9	(9)	I/O ₂	-1266.73	-1356.19
10	(10)	I/O ₃	-882.37	-1356.19
11	(11)	VCC	-659.05	-1351.10
12	(11)	VCC	-425.98	-1351.55
13	(12)	VSS	477.26	-1359.96
14	(12)	VSS	761.33	-1350.42
15	(13)	I/O ₄	1008.96	-1356.19
16	(14)	I/O ₅	1393.32	-1356.19
17	(15)	I/O ₆	1562.92	-1356.19
18	(16)	I/O ₇	1947.28	-1356.19
19	(17)	WE	2175.78	-1356.50
20	(18)	A15	2239.84	-1123.99
21	(19)	A14	2239.84	-832.20
22	(20)	A13	2239.84	-679.31
23	(21)	A12	2239.84	-387.52

Pad No.	Pin No.	Pad Name	Coordinate (um)	
			Х	Υ
24	(24)	A11	2239.84	545.03
25	(25)	A10	2239.84	836.82
26	(26)	A9	2239.84	989.71
27	(27)	A8	2239.84	1287.90
28	(29)	I/O ₈	1916.62	1356.18
29	(30)	I/O ₉	1532.26	1356.18
30	(31)	I/O ₁₀	1362.66	1356.18
31	(32)	I/O ₁₁	978.30	1356.18
32	(33)	VCC	749.82	1351.09
33	(33)	VCC	516.75	1351.54
34	(34)	VSS	-312.40	1359.95
35	(34)	VSS	-596.47	1350.41
36	(35)	I/O ₁₂	-884.27	1356.18
37	(36)	I/O ₁₃	-1268.63	1356.18
38	(37)	I/O ₁₄	-1438.23	1356.18
39	(38)	I/O ₁₅	-1822.39	1356.18
40	(39)	LB	-2040.46	1356.49
41	(40)	HB	-2239.85	1185.54
42	(41)	ŌĒ	-2239.85	934.60
43	(42)	A7	-2239.85	784.02
44	(43)	A6	-2239.85	558.28
45	(44)	A5	-2239.85	266.49