



Preliminary

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Document Title

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Revision History

Rev. No.	<u>History</u>	Issue Date	Remark
0.0	Initial issue	October 8, 1998	Preliminary
0.1	Change access times from 70/100 ns to 55/70 ns(max.)	February 12, 1999	
	Change dynamic operating current from 80/70mA to 40mA		
	Modify TSOP 44L (Type II) package outline drawing		
0.2	Modify truth table	June 9, 1999	
0.3	Change dynamic operating current from 40mA to 50mA(max.)	June 21, 1999	
0.4	Modify TSOP 44L (Type II) package outline drawing and	November 9, 1999	
	Dimensions		
0.5	Add mini BGA package outline dimensions symbol E2 min.	August 12, 2002	
	and max.		





Preliminary

64K X 16 BIT LOW VOLTAGE CMOS SRAM

Features

Operating voltage: 2.7V to 3.3VAccess times: 55/70 ns (max.)

Current:

A62S6316-S series: Operating: 50mA (max.)

Standby: 15µA (max.)

A62S6316-SI series: Operating: 50mA (max.)

Standby: 30µA (max.)

Extended operating temperature range: -25°C to 85°C for -SI series

■ Full static operation, no clock or refreshing required

■ All inputs and outputs are directly TTL-compatible

■ Common I/O using three-state output

■ Data retention voltage: 2V (min.)

Available in 44-pin TSOP and 48-ball Mini BGA (6X8) packages.

General Description

The A62S6316 is a low operating current 1,048,576-bit static random access memory organized as 65,536 words by 16 bits and operates on low power supply voltage from 2.7V to 3.3V. It is built using AMIC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.

Pin Configuration

■ TSOP (Type II)



■ Mini BGA (6X8) Top View


	1	2	3	4	5	6
Α	ĹΒ	ŌE	A0	A1	A2	NC
В	I/O ₈	HB	A3	A4	CS	I/O ₀
С	I/O ₉	I/O ₁₀	A5	A6	I/O ₁	I/O ₂
D	VSS	I/O ₁₁	NC	A7	I/O ₃	VCC
Е	VCC	I/O ₁₂	NC	NC	I/O ₄	VSS
F	I/O ₁₄	I/O ₁₃	A14	A15	I/O ₅	I/O ₆
G	I/O ₁₅	NC	A12	A13	WE	I/O7
Н	NC	A8	A9	A10	A11	NC

A62S6316G

1



Block Diagram





Pin Description - TSOP

Pin No.	Symbol	Description
1 - 5, 18 - 21, 24 - 27,42 - 44	A0 - A15	Address Inputs
6	CE	Chip Enable Input
7 - 10, 13 - 16, 29 - 32, 35 - 38	I/O ₀ - I/O ₁₅	Data Input/Outputs
17	WE	Write Enable Input
39	<u>L</u> Β	Byte Enable Input (I/O ₀ to I/O ₇)
40	HB	Byte Enable Input (I/O ₈ to I/O ₁₅)
41	ŌĒ	Output Enable Input
11, 33	VCC	Power
12, 34	GND	Ground
22 , 23, 28	NC	No Connection

Recommended DC Operating Conditions

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C \text{ or } -25^{\circ}C \text{ to } 85^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.3	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



Absolute Maximum Ratings*

VCC to GND0.5V to +4.6V
IN, IN/OUT Volt to GND0.5V to VCC + 0.5V
Operating Temperature, Topr25°C to +85°C
Storage Temperature, Tstg55°C to +125°C
Power Dissipation, Pt 0.7W
Soldering Temp. & Time 260°C, 10 sec

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (T_A = 0° C to + 70° C or -25 $^{\circ}$ C to 85 $^{\circ}$ C, VCC = 2.7V to 3.3V, GND = 0V)

Symbol	Parameter	A62S6310	6-55S/70S	A62S6316-	A62S6316-55SI/70SI		Conditions
		Min.	Max.	Min.	Max.		
161	Input Leakage Current	•	1	-	1	μА	Vin = GND to VCC
ILO	Output Leakage Current	-	1	-	1	μА	$\overline{\overline{CE}} = V \text{ih or } \overline{\overline{LB}} = V \text{ih or}$ $\overline{\overline{HB}} = V \text{ih or } \overline{\overline{OE}} = V \text{ih or}$ $\overline{\overline{WE}} = V \text{ih}$ $V \text{i/o} = G \text{ND to VCC}$
lcc	Active Power Supply Current	-	5	-	5	mA	CE = VIL, Ivo = 0mA
lcc1	Dynamic	-	50	-	50	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}, I_{VO} = 0 mA$
lcc2	Operating Current	-	20	-	20	mA	CE = VIL, VIH = VCC, VIL = 0V, f = 1MHz, Ivo = 0 mA
lsв	Ctan dlay Dayyar	-	0.5	-	0.5	mA	CE = VIH
IsB1	Standby Power Supply Current	-	15	-	30	μА	CE ≥ VCC - 0.2V Vin ≥ 0V
Vol	Output Low Voltage	-	0.4	-	0.4	V	loL = 2.1mA
Vон	Output High Voltage	2.2	-	2.2	-	V	Іон = -1.0mA



Truth Table

CE	ŌĒ	WE	LB	HB	I/O ₀ to I/O ₇ Mode	I/O ₈ to I/O ₁₅ Mode	VCC Current		
Н	Х	Х	Х	Х	Not selected	Not selected	Isb1, Isb		
			L	L	Read	Read	lcc1, lcc2, lcc		
L	L	Н	L	Н	Read	High - Z	lcc1, lcc2, lcc		
			Н	L	High - Z	Read	Icc1, Icc2, Icc		
			L	L	Write	Write	Icc1, Icc2, Icc		
L	Х	L	L	Н	Write	Not Write/Hi - Z	lcc1, lcc2, lcc		
					Н	L	Not Write/Hi - Z	Write	lcc1, lcc2, lcc
			L	Х	High - Z	High - Z	lcc1, lcc2, lcc		
L	Н	Н	X L High - Z		High - Z	lcc1, lcc2, lcc			
Х	Х	Х	Н	Н	Not selected	Not selected	Isb1, Isb		

Note: X = H or L

Capacitance (T_A = 25° C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance	-	6	pF	VIN = 0V
Cı/o*	Input/Output Capacitance	-	8	pF	Vvo = 0V

^{*} These parameters are sampled and not 100% tested.



AC Characteristics (T_A = 0° C to $+70^{\circ}$ C or -25° C to 85° C, VCC = 2.7V to 3.3V)


Symbol	Parameter	A62S63	16-55S/SI	A62S63	A62S6316-70S/SI		
		Min.	Max.	Min.	Max.		
Read Cycle						•	
trc	Read Cycle Time	55	-	70	-	ns	
taa	Address Access Time	-	55	-	70	ns	
tace	Chip Enable Access Time	-	55	-	70	ns	
tве	Byte Enable Access Time	-	55	-	70	ns	
toe	Output Enable to Output Valid	-	30	-	35	ns	
tcLz	Chip Enable to Output in Low Z	10	-	10	-	ns	
tBLZ	Byte Enable to Output in Low Z	5	-	5	-	ns	
toLz	Output Enable to Output in Low Z	5	-	5	-	ns	
tснz	Chip Disable to Output in High Z	-	20	-	25	ns	
tвнz	Byte Disable to Output in High Z	-	20	-	25	ns	
tонz	Output Disable to Output in High Z	-	20	-	25	ns	
toн	Output Hold from Address Change	5	-	10	-	ns	
Write Cycle		- 1	1	•	1	-1	
twc	Write Cycle Time	55	-	70	-	ns	
tcw	Chip Enable to End of Write	50	-	60	-	ns	
tвw	Byte Enable to End of Write	50	-	60	-	ns	
tas	Address Setup Time	0	-	0	-	ns	
taw	Address Valid to End of Write	50	-	60	-	ns	
twp	Write Pulse Width	40	-	50	-	ns	
twr	Write Recovery Time	0	-	0	-	ns	
twnz	Write to Output in High Z	-	25	-	30	ns	
tow	Data to Write Time Overlap	25	-	30	-	ns	
tрн	Data Hold from Write Time	0	-	0	-	ns	
tow	Output Active from End of Write	5	-	5	-	ns	

Note: tchz, tвнz and tohz and twhz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms

Read Cycle 1^(1, 2, 4)



Read Cycle 2^(1, 2, 3)




- Notes: 1. WE is high for Read Cycle.
 - 2. Device is continuously enabled $\overline{CE} = V_{IL}$, $\overline{HB} = V_{IL}$ and, or $\overline{LB} = V_{IL}$.
 - 3. Address valid prior to or coincident with $\overline{\text{CE}}$ and $(\overline{\text{HB}} \text{ and, or } \overline{\text{LB}})$ transition low.
 - 4. $\overline{OE} = VIL$.
 - 5. Transition is measured ± 500 mV from steady state. This parameter is sampled and not 100% tested.



Timing Waveforms (continued)


Write Cycle 1 (Write Enable Controlled)





Timing Waveforms (continued)


Write Cycle 2 (Chip Enable Controlled)





Timing Waveforms (continued)

Write Cycle 3 (Byte Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp, tbw) of a low \overline{CE} , \overline{WE} and (\overline{HB} and, or \overline{LB}).
- 3. twn is measured from the earliest of \overline{CE} or \overline{WE} or (\overline{HB}) and, or \overline{LB} going high to the end of the Write cycle.
- 4. \overline{OE} level is high or low.
- 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.



AC Test Conditions

Input Pulse Levels	0V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load for tclz, tolz, tchz, tohz, twhz, and tow

Data Retention Characteristics (TA = 0° C to 70° C or -25° C to 85° C)


Symbol	Parameter	Min.	Max.	Unit	Conditions	
Vdr	VCC for Data Retention		2.0	3.3	V	CE ≥ VCC - 0.2V
ICCDR	Data Retention Current	S-Version	-	10*	μΑ	$\frac{\text{VCC} = 2.0\text{V}}{\text{CE}} \ge \text{VCC} - 0.2\text{V}$
		SI-Version	-	20**		Vin ≥ 0V
tcdr	Chip Disable to Data Reter	Chip Disable to Data Retention Time		-	ns	
tr	Operation Recovery Time		Trc	-	ns	See Retention Waveform
tvr	VCC Rise Time from Data Retention Voltage to Operating Voltage		5	-	ms	

* A62S6316-55S/70S

Iccor: max. $3\mu A$ at $T_A = 0^{\circ}C$ to $+ 40^{\circ}C$



Low VCC Data Retention Waveform



Ordering Information


Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
A62S6316V-55S		50	15	44L TSOP
A62S6316V-55SI	55	50	30	44L TSOP
A62S6316G-55S		50	15	48B Mini BGA
A62S6316G-55SI		50	30	48B Mini BGA
A62S6316V-70S		50	15	44L TSOP
A62S6316V-70SI	70	50	30	44L TSOP
A62S6316G-70S		50	15	48B Mini BGA
A62S6316G-70SI		50	30	48B Mini BGA



Package Information

TSOP 44L (Type II) Outline Dimensions

unit: inches/mm



	Dimensions in inches			Dimensions in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
Α	-	-	0.047	-	-	1.20
A1	0.002	-	0.006	0.05	-	0.15
A2	0.037	0.039	0.041	0.95	1.00	1.05
b	0.012	-	0.018	0.30	-	0.45
С	0.005	-	0.008	0.12	-	0.21
D	0.720	0.725	0.730	18.28	18.41	18.54
ZD	0.032 REF			0.805 REF		
Е	0.455	0.463	0.471	11.56	11.76	11.96
E1	0.395	0.400	0.405	10.03	10.16	10.29
L	0.019	0.023	0.027	0.49	0.59	0.69
L1	0.031 REF			0.80 REF		
е	0.031 BSC			0.80 BSC		
у	-	-	0.004	-	-	0.10
θ	0°	-	5°	0°	-	5°

Notes:


- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E₁ does not include resin fins.
- 3. Dimension ZD includes end flash.

Package Information



Mini BGA 6X8 (48 BALLS) Outline Dimensions

unit: millimeter(mm)



Symbol	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
Е	1.00	1.10	1.20
E1	-	0.36	-
E2	0.17	0.22	0.27