



64K X 8 BIT LOW VOLTAGE CMOS SRAM

Document Title

64K X 8 BIT LOW VOLTAGE CMOS SRAM

Revision History

Rev. No.	<u>History</u>	Issue Date	Remark
1.0	Initial issue	September 01, 1997	Preliminary
1.1	Modify TSOP (TSSOP) pin configuration.	January 16, 1998	
	Modify SOP 32L, TSOP 32L and TSSOP 32L type		
	packages outline dimensions.		
1.2	Change TSSOP 32L type package to sTSOP 32L.	June 16, 1998	
	Modify sTSOP 32L type package Lε symbol dimensions.		
1.3	Modify 32-pin TSOP package L symbol dimensions.	June 22, 1998	
2.0	Finalize —	October 9, 1998	Final
	Add 36-ball Mini BGA (6X8) package		



A62S6308 Series

64K X 8 BIT LOW VOLTAGE CMOS SRAM

Features

Power supply range: 2.7V to 3.6VAccess times:70/100 ns (max.)

■ Current:

A62S6308-S series: Operating: 40mA (max.)

Standby: 15μA (max.)

A62S6308-SI series: *Operating: 40mA (max.)

*Standby: 30µA (max.)

■ Extended operating temperature range:-25°C to 85°C

■ Full static operation, no clock or refreshing required

General Description

The A62S6308 is a low operating current 524,288-bit static random access memory organized as 65,536 words by 8 bits and operates on a low power supply voltage from 2.7V to 3.6V.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Output enable and two chip enable inputs for easy application
- Data retention voltage: 2V (min.)
- Available in 32-pin SOP, TSOP, sTSOP (8 X 13.4mm) forward type and 36-ball Mini BGA (6X8) packages

Two chip enable inputs are provided for POWER-DOWN and a device enable and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.


Pin Configurations

■ SOP

■ TSOP/(sTSOP) (forward type)

■ Mini BGA (6X8) Top View






	1	2	2 3		5	6			
Α	A0	A1	CE2	А3	A6	A8			
В	I/O ₄	A2	WE	A4	A7	I/O ₀			
С	I/O ₅		NC	A5		I/O ₁			
D	VSS		<u> </u>						
Е	VCC					VSS			
F	I/O ₆		NC	NC		I/O ₂			
G	I/O ₇	ŌE	CE1	NC	A15	I/O ₃			
Н	A9	A10	A11	A12	A13	A14			



Block Diagram



Pin Descriptions - SOP

Pin No.	Symbol	Description
1,2	NC	No Connection
3 - 12, 23, 25 - 28, 31	A0 - A15	Address Inputs
13 - 15, 17 - 21	I/O1 - I/O8	Data Inputs/Outputs
16	GND	Ground
22	CE1	Chip Enable
24	ŌĒ	Output Enable
29	WE	Write Enable
30	CE2	Chip Enable
32	VCC	Power Supply

Pin Description - TSOP/sTSOP

Pin No.	Symbol	Description	
1 - 4, 7, 11 - 20, 31	A0 - A15	Address Inputs	
5	WE	Write Enable	
6	CE2	Chip Enable	
8	VCC	Power Supply	
9, 10	NC	No Connection	
21 - 23, 25 - 29	I/O1 - I/O8	Data Inputs/Outputs	
24	GND	Ground	
30	CE1	Chip Enable	
32	ŌĒ	Output Enable	



Recommended DC Operating Conditions

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, -25^{\circ}C \text{ to } 85^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.6	V
GND	Ground	0	0	0	V
Vін	Input High Voltage	2.0	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-

Absolute Maximum Ratings*

VCC to GND	0.5V to + 4.6V
IN, IN/OUT Volt to GND	0.5V to VCC + 0.5V
Operating Temperature, Topr	25°C to + 85°C
Storage Temperature, Tstg	55°C to + 125°C
Power Dissipation, Pt	0.7W
Soldering Temp. & Time	260°C, 10 sec

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics $(TA = 0^{\circ}C \text{ to } + 70^{\circ}C \text{ or } -25^{\circ}C \text{ to } 85^{\circ}C, VCC = 2.7V \text{ to } 3.6V, GND = 0V)$

Symbol	Parameter	A62S630	08-70S/10S	A62S6308-70SI/10SI		Unit	Conditions
		Min.	Max.	Min.	Max.		
161	Input Leakage Current	-	1	-	1	μΑ	Vin = GND to VCC
	Output Leakage Current	-	1	-	1	μΑ	$\overline{\text{CE1}}$ = Vih or $\overline{\text{CE2}}$ = Vil or $\overline{\text{OE}}$ = Vih or $\overline{\text{WE}}$ = Vil Vivo = GND to VCC
lcc	Active Power Supply Current	-	3	-	3	mA	CE1 = VIL, CE2 = VIH II/O = 0mA
lcc1	Dynamic Operating	-	40	-	40	mA	Min. Cycle, Duty = 100% CE1 = ViL, CE2 = ViH Ii/o = 0mA
lcc2	Current	-	5	-	5	mA	CE1 = VIL, CE2 = VIH VIH = VCC, VIL = 0V f = 1MHz, II/O = 0mA



DC Electrical Characteristics (continued)

Symbol	Parameter	A62S6308	3-70S/10S	-70S/10S A62S6308-70SI/10SI		Unit	Conditions
		Min.	Max.	Min.	Max.		
lsв		-	0.5	-	0.5	mA	CE1 = V _{IH} or CE2 = V _{IL}
ISB1	Standby Power Supply Current	-	15	-	30	μА	CE1 ≥ VCC - 0.2V CE2 ≥ VCC - 0.2V VIN ≥ 0V
lsB2		-	15	-	30	μΑ	CE2 ≤ 0.2V V _{IN} ≥ 0V
Vol	Output Low Voltage	-	0.4	-	0.4	٧	loL = 2.1mA
Vон	Output High Voltage	2.4	-	2.4	-	V	Iон = -1.0mA

Truth Table

Mode	CE1	CE2	ŌĒ	WE	I/O Operation	Supply Current
Standby	Н	Х	Х	Х	High Z	ISB, ISB1
	Х	L	Х	Х	High Z	ISB, ISB2
Output Disable	L	Н	Н	Н	High Z	Icc, Icc1, Icc2
Read	L	Н	L	Н	Dout	Icc, Icc1, Icc2
Write	L	Н	Х	L	Din	Icc, Icc1, Icc2

Note: X = H or L

Capacitance (T_A = 25° C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance		6	pF	VIN = OV
Cvo*	Input/Output Capacitance		8	pF	Vivo = 0V

^{*} These parameters are sampled and not 100% tested.



AC Characteristics (TA = 0° C to + 70° C or -25°C to 85°C, VCC = 2.7V to 3.6V)


Symbol	Parameter		A62S6308-70S/SI		A62S6308-10S/SI		Unit
•			Min.	Max.	Min.	Max.	
Read Cycle	,			1	l	1	l
trc	Read Cycle Time		70	-	100	-	ns
taa	Address Access Time		-	70	-	100	ns
tace1	Chip Enable Access Time	CE1	-	70	-	100	ns
tACE2		CE2	-	70	-	100	ns
toe	Output Enable to Output Valid		-	35	-	50	ns
tcLZ1	Chip Enable to Output in Low Z	CE1	10	-	10	-	ns
tcLz2		CE2	10	-	10	-	ns
toLz	Output Enable to Output in Low Z	•	5	-	5	-	ns
tcHZ1	Chip Disable to Output in High Z	CE1	0	25	0	35	ns
tcHZ2		CE2	0	25	0	35	ns
tонz	Output Disable to Output in High Z		0	25	0	35	ns
tон	Output Hold from Address Change		10	-	10	-	ns
Read Cycle				•			
twc	Write Cycle Time		70	-	100	-	ns
tcw	Chip Enable to End of Write		60	-	80	-	ns
tas	Address Setup Time		0	-	0	-	ns
taw	Address Valid to End of Write		60	-	80	-	ns
twp	Write Pulse Width		50	-	60	-	ns
twr	Write Recovery Time		0	-	0	-	ns
twнz	Write to Output in High Z		0	25	0	35	ns
tow	Data to Write Time Overlap		30	-	40	-	ns
tон	Data Hold from Write Time		0	-	0	-	ns
tow	Output Active from End of Write		5	-	5	-	ns

Notes: tcHz1, tcHz2, toHz and twHz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms


Read Cycle 1^(1, 2, 4)



Read Cycle 2 (1, 3, 4, 6)




Read Cycle 3 (1, 4, 7,8)





Timing Waveforms (continued)

Read Cycle 4 (1)




- Notes: 1. $\overline{\text{WE}}$ is high for Read Cycle.
 - 2. Device is continuously enabled $\overline{CE1}$ = V_{IL} and CE2 = V_{IH}.
 - 3. Address valid prior to or coincident with $\overline{\text{CE1}}$ transition low.
 - 4. $\overline{OE} = VIL$.
 - 5. Transition is measured ± 500 mV from steady state. This parameter is sampled and not 100% tested.
 - 6. CE2 is high.
 - 7. CE1 is low.
 - 8. Address valid prior to or coincident with CE2 transition high.



Timing Waveforms (continued)


Write Cycle 1⁽⁶⁾ (Write Enable Controlled)





Timing Waveforms (continued)

Write Cycle 2 (Chip Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp) of a low $\overline{CE1}$, a high CE2 and a low \overline{WE} .
- 3. two is measured from the earliest of CE1 or WE going high or CE2 going low to the end of the Write cycle.
- 4. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transition or after the WE transition, outputs remain in a high impedance state.
- 5. tcw is measured from the later of $\overline{\text{CE1}}$ going low or CE2 going high to the end of Write.
- 6. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
- 7. Transition is measured ± 500 mV from steady state. This parameter is sampled and not 100% tested.



AC Test Conditions

Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load for tcLz1, tcLz2, toHz, toLz, tcHz1, tcHz2, twHz, and tow

Data Retention Characteristics $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C \text{ or } -25^{\circ}C \text{ to } 85^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Conditions		
Vdr1			2.0	3.6	V	CE1 ≥ VCC - 0.2V	
Vdr2	VCC for Data Retention		2.0	3.6	V	$\frac{\text{CE2} \le 0.2\text{V}}{\frac{\text{CE1}}{\text{CE1}} \ge \text{VCC} - 0.2\text{V} \text{ or }}$ $\frac{\text{CE1}}{\text{CE1}} \le 0.2\text{V}$	
Iccdr1	Data Retention Current	S-Version	-	10*	μΑ	$\frac{\text{VCC} = 2.0\text{V}}{\text{CE1}} \ge \text{VCC} - 0.2\text{V}$	
		SI-Version	-	20**		$CE2 \ge VCC - 0.2V$ $V_{\text{IN}} \ge 0V$	
lccdr2		S-Version	-	10*	μΑ	VCC = 2.0V CE2 ≤ 0.2V	
	SI-Version		-	20**		Vin ≥ 0V	
tcdr	Chip Disable to Data Retention	Time	0	-	ns		
tr	Operation Recovery Time	trc	-	ns	See Retention Waveform		
tvr	VCC Rise Time from Data Reter to Operating Voltage	5	-	ms			


^{**} A62S6308-70S/10S

lccdr: Max. $3\mu A$ at $T_A = 0^{\circ}C + 40^{\circ}C$ lccdr: Max. $3\mu A$ at $T_A = 0^{\circ}C + 40^{\circ}C$


^{*} A62S6308-70SI/10SI



Low VCC Data Retention Waveform (1) ($\overline{\text{CE1}}$ Controlled)



Low VCC Data Retention Waveform (2) (CE2 Controlled)





Ordering Information


Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
A62S6308M-70S		40	15	32L SOP
A62S6308M-70SI		40	30	32L SOP
A62S6308V-70S		40	15	32L TSOP
A62S6308V-70SI	70	40	30	32L TSOP
A62S6308X-70S		40	15	32L sTSOP
A62S6308X-70SI		40	30	32L sTSOP
A62S6308G-70S		40	15	36B Mini BGA
A62S6308G-70SI		40	30	36B Mini BGA
A62S6308M-10S		40	15	32L SOP
A62S6308M-10SI		40	30	32L SOP
A62S6308V-10S		40	15	32L TSOP
A62S6308V-10SI	100	40	30	32L TSOP
A62S6308X-10S		40	15	32L sTSOP
A62S6308X-10SI		40	30	32L sTSOP
A62S6308G-10S		40	15	36B Mini BGA
A62S6308G-10SI		40	30	36B Mini BGA



Package Information

SOP (W.B.) 32L Outline Dimensions

unit: inches/mm



	Dimensions in inches			Dimensions in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
А	-	-	0.118	-	-	3.00
A1	0.004	-	-	0.10	-	-
A2	0.101	0.106	0.111	2.57	2.69	2.82
b	0.014	0.016	0.020	0.36	0.41	0.51
С	0.006	0.008	0.012	0.15	0.20	0.31
D	-	0.805	0.817	-	20.45	20.75
Е	0.440	0.445	0.450	11.18	11.30	11.43
е	0.044	0.050	0.056	1.12	1.27	1.42
HE	0.546	0.556	0.566	13.87	14.12	14.38
L	0.023	0.031	0.039	0.58	0.79	0.99
LE	0.047	0.055	0.063	1.19	1.40	1.60
S	-	-	0.036	-	-	0.91
у	-	-	0.004	-	-	0.10
θ	0°	-	10°	0°	-	10°

Notes:


- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E does not include resin fins.
- 3. Dimension S includes end flash.



Package Information

TSOP 32L TYPE I (8 X 20mm) Outline Dimensions

unit: inches/mm



	Dimensions in inches		Dimensions in mm			
Symbol	Min	Nom	Max	Min	Nom	Max
Α	-	-	0.047	-	-	1.20
A ₁	0.002	-	0.006	0.05	-	0.15
A ₂	0.037	0.039	0.041	0.95	1.00	1.05
b	0.007	0.009	0.011	0.18	0.22	0.27
С	0.004	ı	0.008	0.11	ı	0.20
D	0.720	0.724	0.728	18.30	18.40	18.50
Е	-	0.315	0.319	-	8.00	8.10
е	(0.020 BS0		0.50 BSC		
Ho	0.779	0.787	0.795	19.80	20.00	20.20
L	0.016	0.020	0.024	0.40	0.50	0.60
LE	-	0.032	-	-	0.80	-
S	-	-	0.020	-	-	0.50
у	-	-	0.003	-	-	0.08
θ	0°	-	5°	0°	-	5°

Notes:


- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E does not include resin fins.
- 3. Dimension S includes end flash.



Package Information

sTSOP 32L TYPE I (8 X 13.4mm) Outline Dimensions

unit: inches/mm



	Dimensions in inches			Dimensions in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
Α	-	-	0.049	-	-	1.25
A1	0.002	-	-	0.05	-	-
A2	0.037	0.039	0.041	0.95	1.00	1.05
b	0.007	0.008	0.009	0.17	0.20	0.23
С	0.0056	0.0059	0.0062	0.142	0.150	0.158
Е	0.311	0.315	0.319	7.90	8.00	8.10
е	(0.020 TYF	•	0.50 TYP		
D	0.520	0.528	0.535	13.20	13.40	13.60
D1	0.461	0.465	0.469	11.70	11.80	11.90
L	0.012	0.020	0.028	0.30	0.50	0.70
LE	0.0275	0.0315	0.0355	0.700	0.800	0.900
S	0.0109 TYP		0.278 TYP			
θ	0°	3°	5°	0°	3°	5°

Notes:


- 1. The maximum value of dimension D₁ includes end flash.
- 2. Dimension E does not include resin fins.
- 3. Dimension S includes end flash.

unit: millimeter(mm)



Package Information

Mini BGA 6X8 (36 BALLS) Outline Dimensions



Symbol	Min	Тур	Max
Α	-	0.75	-
В	5.90 6.00		6.10
B1	-	3.75	-
С	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	1.00	1.10	1.20
E1	-	0.36	-
E2	=	0.22	=