# Am49PDLI27AH/ Am49PDLI29AH

Data Sheet



July 2003

The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

## **Continuity of Specifications**

There is no change to this datasheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal datasheet improvement and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

## **Continuity of Ordering Part Numbers**


AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

## For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion memory solutions.







# Am49PDL127AH/Am49PDL129AH



## Stacked Multi-Chip Package (MCP) Flash Memory and pSRAM

128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) CMOS Pseudo Static RAM

#### DISTINCTIVE CHARACTERISTICS

## **MCP Features**

- Power supply voltage of 2.7 to 3.3 volt
- High performance
  - Access time as fast as 65 ns initial / 25 ns page
- Package
  - 73-Ball FBGA
- Operating Temperature
  - -40°C to +85°C

## **Flash Memory Features**

## ARCHITECTURAL ADVANTAGES

#### 128 Mbit Page Mode device

 Page size of 8 words: Fast page read access from random locations within the page

## ■ Dual Chip Enable inputs (PDL129 only)

 Two CE# inputs control selection of each half of the memory space

## Single power supply operation

- Full Voltage range: 2.7 to 3.3 volt read, erase, and program operations for battery-powered applications

## Simultaneous Read/Write Operation

- Data can be continuously read from one bank while executing erase/program functions in another bank
- Zero latency switching from write to read operations

#### ■ FlexBank Architecture

 4 separate banks, with up to two simultaneous operations per device

#### PDL127:

- Bank A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
- Bank B: 48 Mbit (32 Kw x 96)
- Bank C: 48 Mbit (32 Kw x 96)
- Bank D: 16 Mbit (4 Kw x 8 and 32 Kw x 31)

## PDL129:

- Bank 1A: 48 Mbit (32 Kw x 96)
- Bank 1B: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
- Bank 2A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)

# — Bank 2B: 48 Mbit (32 Kw x 96) ■ SecSi<sup>TM</sup> (Secured Silicon) Sector region

- Up to 128 words accessible through a command sequence
- Up to 64 factory-locked words
- Up to 64 customer-lockable words

#### Both top and bottom boot blocks in one device

- Manufactured on 0.13 µm process technology
- 20-year data retention at 125°C

■ Minimum 1 million erase cycle guarantee per sector

#### PERFORMANCE CHARACTERISTICS

#### ■ High Performance

- Page access times as fast as 25 ns
- Random access times as fast as 65 ns

## ■ Power consumption (typical values at 10 MHz)

- 45 mA active read current
- 25 mA program/erase current
- 1 µA typical standby mode current

## **SOFTWARE FEATURES**

#### ■ Software command-set compatible with JEDEC 42.4 standard

Backward compatible with Am29F and Am29LV families

## ■ CFI (Common Flash Interface) complaint

 Provides device-specific information to the system, allowing host software to easily reconfigure for different Flash devices

## Erase Suspend / Erase Resume

 Suspends an erase operation to allow read or program operations in other sectors of same bank

## ■ Unlock Bypass Program command

 Reduces overall programming time when issuing multiple program command sequences

## HARDWARE FEATURES

## Ready/Busy# pin (RY/BY#)

 Provides a hardware method of detecting program or erase cycle completion

## ■ Hardware reset pin (RESET#)

Hardware method to reset the device to reading array data

#### ■ WP#/ACC (Write Protect/Acceleration) input

- At V<sub>IL</sub>, hardware level protection for the first and last two 4K word sectors.
- At V<sub>IH</sub>, allows removal of sector protection
- At V<sub>HH</sub>, provides accelerated programming in a factory setting

#### ■ Persistent Sector Protection

- A command sector protection method to lock combinations of individual sectors and sector groups to prevent program or erase operations within that sector
- Sectors can be locked and unlocked in-system at V<sub>CC</sub> level

#### Password Sector Protection

 A sophisticated sector protection method to lock combinations of individual sectors and sector groups to prevent program or erase operations within that sector using a user-defined 64-bit password



## **PSRAM FEATURES**

- Power dissipation
  - Operating: 40 mA maximumStandby: 70 μA maximum

  - Deep power-down standby: 5 μA
- CE1s# and CE2ps Chip Select
- Power down features using CE1s# and CE2ps
- Data retention supply voltage: 2.7 to 3.3 volt
- Byte data control: LB#s (DQ7-DQ0), UB#s (DQ15-DQ8)
- 8-word page mode access



## **GENERAL DESCRIPTION (PDL129)**

The Am29PDL129H is a 128 Mbit, 3.0 volt-only Page Mode and Simultaneous Read/Write Flash memory device organized as 8 Mwords. The word-wide data (x16) appears on DQ15-DQ0. This device can be programmed in-system or in standard EPROM programmers. A 12.0 V V<sub>PP</sub> is not required for write or erase operations.

The device offers fast page access time of 25 and 30 ns, with corresponding random access times of 65 and 70 ns, respectively, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#f1, CE#f2), write enable (WE#) and output enable (OE#) controls. Dual Chip Enables allow access to two 64 Mbit partitions of the 128 Mbit memory space.

# Simultaneous Read/Write Operation with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into 4 banks, which can be considered to be four separate memory arrays as far as certain operations are concerned. The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from another bank with zero latency (with two simultaneous operations operating at any one time). This releases the system from waiting for the completion of a program or erase operation, greatly improving system performance.

The device can be organized in both top and bottom sector configurations. The banks are organized as follows:

Chip Enable Configuration				
CE#f1 Control	CE#f2 Control			
<b>Bank 1A</b>	<b>Bank 2A</b>			
48 Mbit (32 Kw x 96)	16 Mbit (4 Kw x 8 and 32 Kw x 31)			
<b>Bank 1B</b>	<b>Bank 2B</b>			
16 Mbit (4 Kw x 8 and 32 Kw x 31)	48 Mbit (32 Kw x 96)			

## Page Mode Features

The page size is 8 words. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page.

## **Standard Flash Memory Features**

The device requires a **single 3.0 volt power supply** (2.7 V to 3.3 V) for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the JEDEC 42.4 single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timing. Register contents serve as inputs to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. The Unlock Bypass mode facilitates faster programming times by requiring only two write cycles to program data instead of four. Device erasure occurs by executing the erase command sequence.

The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or via programming equipment.

The Erase Suspend/Erase Resume feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. If a read is needed from the SecSi Sector area (One Time Program area) after an erase suspend, then the user must use the proper command sequence to enter and exit this region.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the standby mode. Power consumption is greatly reduced in both these modes.

AMD's Flash technology combined years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.

## **GENERAL DESCRIPTION (PDL127)**

The Am29PDL127H is a 128 Mbit, 3.0 volt-only Page Mode and Simultaneous Read/Write Flash memory device organized as 8 Mwords. The word-wide data (x16) appears on DQ15-DQ0. This device can be programmed in-system or in standard EPROM programmers. A 12.0 V V<sub>PP</sub> is not required for write or erase operations.

The device offers fast page access time of 25 and 30 ns, with corresponding random access times of 65 and 70 ns, respectively, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#f1), write enable (WE#) and output enable (OE#) controls. Simultaneous Read/Write Operation with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into 4 banks, which can be considered to be four separate memory arrays as far as certain operations are concerned. The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from another bank with zero latency (with two simultaneous operations operating at any one time). This releases the system from waiting for the completion of a program or erase operation, greatly improving system performance.

The device can be organized in both top and bottom sector configurations. The banks are organized as follows:

Bank	Sectors
Α	16 Mbit (4 Kw x 8 and 32 Kw x 31)
В	48 Mbit (32 Kw x 96)
С	48 Mbit (32 Kw x 96)
D	16 Mbit (4 Kw x 8 and 32 Kw x 31)

## **Page Mode Features**

The page size is 8 words. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page.

## **Standard Flash Memory Features**

The device requires a **single 3.0 volt power supply** (2.7 V to 3.3 V) for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC 42.4 single-power-supply Flash standard**. Commands are written to the command register using standard

microprocessor write timing. Register contents serve as inputs to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. The Unlock Bypass mode facilitates faster programming times by requiring only two write cycles to program data instead of four. Device erasure occurs by executing the erase command sequence.

The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or via programming equipment.

The Erase Suspend/Erase Resume feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. If a read is needed from the SecSi Sector area (One Time Program area) after an erase suspend, then the user must use the proper command sequence to enter and exit this region.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the standby mode. Power consumption is greatly reduced in both these modes.

AMD's Flash technology combined years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.



## **TABLE OF CONTENTS**

Product Selector Guide	
MCP Block Diagram	
Connection Diagram-PDL129	٤.
Special Package Handling Instructions	8
Connection Diagram-PDL127	. 9
Special Package Handling Instructions	9
Ordering Information	
MCP Device Bus Operations	
Requirements for Reading Array Data	
Random Read (Non-Page Read)	
Page Mode Read	
Table 2. Page Select	
Simultaneous Operation	
Table 3. Bank Select (PDL129H)	
Table 4. Bank Select (PDL127H)	
Writing Commands/Command Sequences	
Accelerated Program Operation	
Autoselect Functions	
Standby Mode	
Automatic Sleep Mode	
RESET#: Hardware Reset Pin	
Output Disable Mode	
Table 6. Am29PDL127H Sector Architecture	
Table 7. Am29PDL127H Sector Architecture	
Table 8. Am29PDL127H Boot Sector/Sector Block Addresses for F	
tection/Unprotection	
Table 9. Am29PDL129H Boot Sector/Sector Block Addresses for F	
tection/I Inprotection	
CE#f1 Control	.32
Table 10. Am29PDL129H Boot Sector/Sector Block Addresses for	
Protection/Unprotection	
CE#f2 Control	.32
Sector Protection	33
Persistent Sector Protection	33
Persistent Protection Bit (PPB)	
Persistent Protection Bit Lock (PPB Lock)	
Dynamic Protection Bit (DYB)	
Table 11. Sector Protection Schemes	
Persistent Sector Protection Mode Locking Bit	
Password Protection Mode	
Password and Password Mode Locking Bit	
64-bit Password	
Write Protect (WP#)	
Persistent Protection Bit Lock	
High Voltage Sector Protection	
Figure 1. In-System Sector Protection/	00
Sector Unprotection Algorithms	37
Temporary Sector Unprotect	
Figure 2. Temporary Sector Unprotect Operation	
SecSi™ (Secured Silicon) Sector	•
	200
,	,30
Flash Memory Region	
Flash Memory RegionFactory-Locked Area (64 words)	38
Flash Memory Region  Factory-Locked Area (64 words)  Customer-Lockable Area (64 words)	38 38
Flash Memory Region	38
Flash Memory Region Factory-Locked Area (64 words) Customer-Lockable Area (64 words) Figure 3. SecSi Sector Protection Algorithm SecSi Sector Protection Bits	38 38 39 40
Flash Memory Region	38 38 39 40 40

Write Pulse "Glitch" Protection	
Logical Inhibit	40
Power-Up Write Inhibit	
Common Flash Memory Interface (CFI)	40
Command Definitions	43
Reading Array Data	43
Reset Command	
Autoselect Command Sequence	43
Enter SecSi™ Sector/Exit SecSi Sector	
Command Sequence	44
Word Program Command Sequence	44
Unlock Bypass Command Sequence	44
Figure 4. Program Operation	
Chip Erase Command Sequence	
Sector Erase Command Sequence	
Figure 5. Erase Operation	
Erase Suspend/Erase Resume Commands	
Password Program Command	
Password Verify Command	
Password Protection Mode Locking Bit Program Con	
Persistent Sector Protection Mode Locking Bit Progra	
mand	
SecSi Sector Protection Bit Program Command	
PPB Lock Bit Set Command	
DYB Write Command	
Password Unlock Command	
PPB Program Command	
All PPB Erase Command	
DYB Write Command	
PPB Lock Bit Set Command	
PPB Status Command	
PPB Lock Bit Status Command	
Sector Protection Status Command	
Command Definitions Tables	
Table 16. Memory Array Command Definitions	
Table 17. Sector Protection Command Definitions	
Write Operation Status	
DQ7: Data# Polling	51
Figure 6. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
Figure 7. Toggle Bit Algorithm	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	
Table 18. Write Operation Status  Absolute Maximum Ratings	
Figure 8. Maximum Negative Overshoot Waveform	
Figure 9. Maximum Positive Overshoot Waveform	
DC Characteristics	
Test Conditions	
Figure 10. Test Setup, VIO = 2.7 – 3.3 V	
Figure 11. Input Waveforms and Measurement Levels	
SRAM AC Characteristics	
CE#1ps Timing	
Figure 12. Timing Diagram for Alternating	,
· · · · · · · · · · · · · · · · · · ·	

## ADVANCE INFORMATION

Between Pseudo SRAM and Flash59	
Flash AC Characteristics60	
Read-Only Operations – Am29PDL127H60	
Read-Only Operations – Am29PDL129H60	
Figure 13. Read Operation Timings61	
Figure 14. Page Read Operation Timings61	
Hardware Reset (RESET#)62	
Figure 15. Reset Timings	
Erase and Program Operations63	
Figure 16. Program Operation Timings64	
Figure 17. Accelerated Program Timing Diagram 64	
Figure 18. Chip/Sector Erase Operation Timings	
Figure 19. Back-to-back Read/Write Cycle Timings	
Figure 20. Data# Polling Timings (During Embedded Algorithms) 66	
Figure 21. Toggle Bit Timings (During Embedded Algorithms) 67	
Figure 22. DQ2 vs. DQ6	
Temporary Sector Unprotect68	
Figure 23. Temporary Sector Unprotect Timing Diagram 68	
Figure 24. Sector/Sector Block Protect and	
Unprotect Timing Diagram 69	
Alternate CF#f1 Controlled Frase and Program Operations 70	


Figure 25. Flash Alternate CE#f1 Controlled Write (Erase/Program)	)
Operation Timings	
Pseudo SRAM AC Characteristics	72
Power Up Time	72
Read Cycle	72
Figure 26. Pseudo SRAM Read Cycle—Address Controlled	72
Figure 27. Pseudo SRAM Read Cycle	73
Write Cycle	74
Figure 28. Pseudo SRAM Write Cycle—WE# Control	74
Figure 29. Pseudo SRAM Write Cycle—CE1#s Control	75
Figure 30. Pseudo SRAM Write Cycle—	
UB#s and LB#s Control	76
Erase And Programming Performance 7	77
Latchup Characteristics	77
Package Pin Capacitance	77
Flash Data Retention 7	7
Physical Dimensions	78
TLA073—73-Ball Fine-Pitch Grid Array 8 x 11.6 mm	78
Revision Summary	79



## **PRODUCT SELECTOR GUIDE**


Part Number		Am29PDL127AH/Am49PDL129AH					
Crood Ontion	Standard Voltage Range:	Flash M	Flash Memory Ps				
Speed Option	V <sub>CC</sub> = 2.7–3.3 V	61	70	61	70		
Max Access Time, ns		65	70	55	70		
Page Access Time, ns		25	30	-	_		
CE#f1 Access, ns		65	70	55	70		
OE# Access, ns		OE# Access, ns		25	30	30	35

## **MCP BLOCK DIAGRAM**



## **CONNECTION DIAGRAM-PDL129**

# **73-Ball FBGA**Top View




## **Special Package Handling Instructions**

Special handling is required for Flash Memory products in molded packages (BGA). The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

## **CONNECTION DIAGRAM-PDL127**

# **73-Ball FBGA**Top View




## **Special Package Handling Instructions**

Special handling is required for Flash Memory products in molded packages (BGA). The package and/or data

integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

## **LOOK AHEAD PINOUT**



In order to provide customers with a migration path to higher densities, as well as the option to stack more die in a package, FASL has perpared a standard pinout that supports:

- NOR Flash and SRAM densities up to 4 Gigabits
- NOR Flash and pSRAM densities up to 4 Gigabits
- NOR Flash and pSRAM and DATA STORAGE desities up to 4 Gigabits.

The signal locations of the resultant MCP device are shown above. Note that for different densities, the ac-

tual package outline may vary. However, any pinout in any MCP will be a subset of the pinout above.

In some cases, there may be outrigger balls in locations outside the grid shown above. In such cases, the user is recommended to treat these as RFU's, and not connect them to any other signal.

In case of any further inquiries about the above lookahead pinout, please refer to the application note on this subject, or contact the appropriate AMD or Fujitsu sales office.



#### PIN DESCRIPTION

A19-A0 = 20 Address Inputs (Common)

A21-A20 = 2 Address Inputs (Flash)

A22 = Address Input (PDL127 only)

(Flash)

DQ15-DQ0 = 16 Data Inputs/Outputs (Common)

CE#f1 = Chip Enable 1 (Flash) (PDL 127

only)

CE#f1, CE#f2 = Chip Enable Inputs. CE#f1 controls

the 64 Mb in Banks 1A and 1B. CE#f2 controls the 64 Mb in Banks

2A and 2B.

CE#1ps = Chip Enable 1 (pSRAM) (PDL129

only)

CE2ps = Chip Enable 2 (pSRAM)

OE# = Output Enable (Common)

WE# = Write Enable (Common)

RY/BY# = Ready/Busy Output and open drain.

When RY/BY# =  $V_{IH}$ , the device is ready to accept read operations and commands. When RY/BY# =  $V_{OL}$ , the device is either executing an embedded algorithm or the device is executing a hardware reset opera-

tion.

UB#s = Upper Byte Control (pSRAM)

LB#s = Lower Byte Control (pSRAM)

RESET# = Hardware Reset Pin, Active Low

WP#/ACC = Write Protect/Acceleration Input.

When WP/ACC#=  $V_{IL}$ , the highest and lowest two 4K-word sectors are write protected regardless of other sector protection configurations. When WP/ACC#=  $V_{IH}$ , these sector are unprotected unless the DYB or PPB is programmed. When WP/ ACC#= 12V, program and erase operations are accelerated.

V<sub>CC</sub>f = Flash 3.0 volt-only single power supply (see Product Selector Guide for

speed options and voltage supply


tolerances)

 $V_{CC}s = pSRAM Power Supply$ 

V<sub>SS</sub> = Device Ground (Common)


NC = Pin Not Connected Internally

## LOGIC SYMBOL



#### ORDERING INFORMATION

The order number (Valid Combination) is formed by the following:



Am49PDL127AH/Am49PDL129AH

Stacked Multi-Chip Package (MCP) Flash Memory and pSRAM

128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) Pseudo Static RAM

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Valid Combinations					
Order Number	Package Marking				
Am49PDL127AH61I	T, S	M4900002I			
Am49PDL127AH70I	T, S	M49000002J			
Am49PDL129AH61I	T, S	M490000K			
Am49PDL129AH70I	T, S	M4900000L			

## MCP DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Tables 1-2 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.



Table 1. Device Bus Operations

Operation (Notes 1, 2)		CE#f1 Active	CE#f2 (PDL129 only)	CE#1ps	CE2ps	OE#	WE#	Addr.	LB#s (Note 3)	UB#s (Note 3)	RESET#	WP#/ ACC (Note 4)	DQ7- DQ0	DQ15- DQ8
Read from	(Note 7)	L (H)	H (L)	Н	Н	L	Н	A <sub>IN</sub>	Х	Х	Н	L/H	D <sub>OUT</sub>	D <sub>OUT</sub>
Active Flash	(Note 8)	L (11)	11 (L)	Н	L	L	'''	MN	^	^	11	L/11	5001	5001
Write to Active	(Note 7)	L (H)	H (L)	Н	Н	Н	L	A <sub>IN</sub>	X	x	н	(Note 4)	D <sub>IN</sub>	D <sub>IN</sub>
Flash	(Note 8)	_ (,	(=)	Н	L		_	IIV	,	,		(11010 1)	114	IIN
Standby		V <sub>CC</sub>	± 0.3 V	н	Н	X	X	Х	х	Х	V <sub>CC</sub> ± 0.3 V	Н	High-Z	High-Z
Deep Power-dow Standby	/n	V <sub>CC</sub>	± 0.3 V	Н	L	Х	Х	Х	х	Х	V <sub>CC</sub> ± 0.3 V	н	High-Z	High-Z
Output Disable (I	Voto OV	L (H)	H (L)	L	Н	Н	Н	Х	Х	Х	Н	1./⊔	⊔iah 7	⊔iah 7
Output Disable (I	vote 9)	L (□)	П (L)	L	п	Н	Н	Х	Х	Х	П	L/H	High-Z	High-Z
Flash Hardware	(Note 7)		Х	Н	Н	Х	Х	Х	Х	Х	L	L/H	High-Z	High-Z
Reset	(Note 8)		^	Н	L	^	^	^	^	^	_	L/11	riigii-Z	riigii-Z
	(Note 7)			Н	Н			SADD,						
Sector Protect (Notes 6, 10)	(Note 9)	L (H)	H (L)	Н	L	Н	L	A6 = L, A1 = H, A0 = L	Х	Х	V <sub>ID</sub>	L/H	D <sub>IN</sub>	Х
Sector	(Note 7)			Н	Н			SADD,						
Unprotect (Notes 5, 9)	(Note 8)	L (H)	H (L)	Н	L	Н	L	A6 = H, A1 = H, A0 = L	Х	Х	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	Х
Temporary	(Note 7)			Н	Н								_	
Sector Unprotect	(Note 8)		Х	Н	L	Х	Х	Х	Х	Х	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	High-Z
									L	L			D <sub>OUT</sub>	D <sub>OUT</sub>
Read from pSRA	M	Н	Н	L	Н	L	Н	A <sub>IN</sub>	Н	L	Н	X	High-Z	D <sub>OUT</sub>
									L	Н			D <sub>OUT</sub>	High-Z
									L	L			D <sub>IN</sub>	D <sub>IN</sub>
Write to pSRAM		Н	Н	L	Н	Х	L	A <sub>IN</sub>	Н	L	Н	X	High-Z	D <sub>IN</sub>
									L	Н			D <sub>IN</sub>	High-Z

**Legend:**  $L = Logic \ Low = V_{|L|}$ ,  $H = Logic \ High = V_{|H|}$ ,  $V_{|D} = 11.5 - 12.5 \ V$ ,  $V_{HH} = 9.0 \pm 0.5 \ V$ ,  $X = Don't \ Care$ ,  $SADD = Flash \ Sector \ Address$ ,  $A_{|N} = Address \ In$ ,  $D_{|N} = Data \ In$ ,  $D_{OUT} = Data \ Out$ 

## Notes:

- Other operations except for those indicated in this column are inhibited.
- 2. Do not apply CE#f1 or  $2 = V_{IL}$ , CE#1ps =  $V_{IL}$  and CE2ps =  $V_{IH}$  at the same time.
- 3. Don't care or open LB#s or UB#s.
- 4. If WP#/ACC = V<sub>IL</sub>, the boot sectors will be protected. If WP#/ACC = V<sub>IH</sub> the boot sectors protection will be removed. If WP#/ACC = V<sub>ACC</sub> (9V), the program time will be reduced by 40%
- The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V<sub>HH</sub>, all sectors will be unprotected.
- 7. Data will be retained in pSRAM.
- 8. Data will be lost in pSRAM.
- 9. Both CE#f1 inputs may be held low for this operation.

## **Requirements for Reading Array Data**

To read array data from the outputs, the system must drive the OE# and appropriate CE#f1/CE#f2 (PDL129 only) pins to  $V_{IL}$ . CE#f1 and CE#f2 are the power control and for PDL129 select the lower (CE#f1) or upper (CE#f2) halves of the device. OE# is the output control and gates array data to the output pins. WE# should remain at  $V_{IH}$ .

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

Refer to the Flash AC Characteristics table for timing specifications and to Figure 13 for the timing diagram.  $I_{CC1}$  in the DC Characteristics table represents the active current specification for reading array data.

## Random Read (Non-Page Read)

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from the stable addresses and stable CE#f1 to valid data at the output inputs. The output enable access time is the delay from the falling edge of the OE# to valid data at the output inputs (assuming the addresses have been stable for at least  $t_{ACC}$ — $t_{OE}$  time).

## **Page Mode Read**

The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. Address bits A22–A3 (A21–A3 for PDL129) select an 8-word page, and address bits A2–A0 select a specific word within that page. This is an asynchronous operation with the microprocessor supplying the specific word location.

The random or initial page access is  $t_{ACC}$  or  $t_{CE}$  and subsequent page read accesses (as long as the locations specified by the microprocessor fall within that page) are  $t_{PACC}$ . When CE#f1 and CE#f2 (PDL129 only) are deasserted (CE#f1=CE#f2=V<sub>IH</sub>), the reassertion of CE#f1 or CE#f2 (PDL129 only) for subsequent access has access time of  $t_{ACC}$  or  $t_{CE}$ . Here again, CE#f1/CE#f2 (PDL129 only) selects the device and OE# is the output control and should be used to gate data to the output inputs if the device is selected. Fast page mode accesses are obtained by keeping A22–A3 (A21–A3 for PDL129) constant and changing A2 to A0 to select the specific word within that page.

Table 2. Page Select

Word	A2	A1	A0
Word 0	0	0	0
Word 1	0	0	1
Word 2	0	1	0
Word 3	0	1	1
Word 4	1	0	0
Word 5	1	0	1
Word 6	1	1	0
Word 7	1	1	1

## Simultaneous Operation

In addition to the conventional features (read, program, erase-suspend read, and erase-suspend program), the device is capable of reading data from one bank of memory while a program or erase operation is in progress in another bank of memory (simultaneous operation), The bank can be selected by bank addresses (A22–A20) (A21–A20 for PDL129) with zero latency.

The simultaneous operation can execute multi-function mode in the same bank.

Table 3. Bank Select (PDL129H)

Bank	CE#f1	CE#f2	A21-A20
Bank 1A	0	1	00, 01, 10
Bank 1B	0	1	11
Bank 2A	1	0	00
Bank 2B	1	0	01, 10, 11

Table 4. Bank Select (PDL127H)

Bank	A22-A20
Bank A	000
Bank B	001, 010, 011
Bank C	100, 101, 110
Bank D	111

## **Writing Commands/Command Sequences**

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE#f1 or CE#f2 (PDL 129 only) to  $V_{IL}$ , and OE# to  $V_{IH}$ .

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word, instead of four. The "Word Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 4 indicates the address space that each sector occupies. A "bank address" is the address bits required to uniquely select a bank. Similarly, a "sector address" refers to the address bits required to uniquely select a sector. The "Command Definitions" section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

 $I_{\rm CC2}$  in the DC Characteristics table represents the active current specification for the write mode. The Flash

14

AC Characteristics section contains timing specification tables and timing diagrams for write operations.

## **Accelerated Program Operation**

The device offers accelerated program operations through the ACC function. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the WP#/ACC pin returns the device to normal operation. Note that  $V_{HH}$  must not be asserted on WP#/ACC for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin should be raised to  $V_{CC}$  when not in use. That is, the WP#/ACC pin should not be left floating or unconnected; inconsistent behavior of the device may result.

#### **Autoselect Functions**

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ15–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Command Sequence sections for more information.

## **Standby Mode**

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE#f1, CE#f2 (PDL129 only) and RESET# pins are all held at  $V_{IO} \pm 0.3$  V. (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE#f1, CE#f2 (PDL129 only), and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3$  V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t\_CE) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 $I_{\text{CC3}}$  in the DC Characteristics table represents the CMOS standby current specification.

## **Automatic Sleep Mode**

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 150 ns. The automatic sleep mode is independent of the CE#f1/CE#f2 (PDL129 only), WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. Note that during automatic sleep mode, OE# must be at  $V_{IH}$  before the device reduces current to the stated sleep mode specification.  $I_{CC5}$  in the DC Characteristics table represents the automatic sleep mode current specification.

#### RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t<sub>RP</sub> the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}\pm0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS}\pm0.3$  V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to  $V_{IH}$ .

Refer to the pSRAM AC Characteristics tables for RE-SET# parameters and to Figure 15 for the timing diagram.

## **Output Disable Mode**

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins (except for RY/BY#) are placed in the highest Impedance state

Table 5. SecSi<sup>TM</sup> Sector Addresses

	Sector Size	Address Range
Am29PDL127H/	100 words	000000h-00007Fh
Am29PDL129H	128 words	00000011-00007Ff1

	Sector Size	Address Range
Factory-Locked Area	64 words	000000h-00003Fh
Customer-Lockable Area	64 words	000040h-00007Fh

## Table 6. Am29PDL127H Sector Architecture

Bank Sector Sector Address (A22-A12) Sector Size (Kwords) Address Range (x16)
---



Table 6. Am29PDL127H Sector Architecture (Continued)

			`	•
	SA0	0000000000	4	000000h-000FFFh
	SA1	0000000001	4	001000h-001FFFh
	SA2	0000000010	4	002000h-002FFFh
	SA3	0000000011	4	003000h-003FFFh
	SA4	0000000100	4	004000h-004FFFh
	SA5	0000000101	4	005000h-005FFFh
	SA6	0000000110	4	006000h-006FFFh
	SA7	0000000111	4	007000h-007FFFh
	SA8	00000001XXX	32	008000h-00FFFFh
	SA9	00000010XXX	32	010000h-017FFFh
	SA10	00000011XXX	32	018000h-01FFFFh
	SA11	00000100XXX	32	020000h-027FFFh
	SA12	00000101XXX	32	028000h-02FFFFh
	SA13	00000110XXX	32	030000h-037FFFh
	SA14	00000111XXX	32	038000h-03FFFFh
	SA15	00001000XXX	32	040000h-047FFFh
	SA16	00001001XXX	32	048000h-04FFFFh
	SA17	00001010XXX	32	050000h-057FFFh
∢	SA18	00001011XXX	32	058000h-05FFFFh
Bank A	SA19	00001100XXX	32	060000h-067FFFh
8	SA20	00001101XXX	32	068000h-06FFFFh
	SA21	00001110XXX	32	070000h-077FFFh
	SA22	00001111XXX	32	078000h-07FFFFh
	SA23	00010000XXX	32	080000h-087FFFh
	SA24	00010001XXX	32	088000h-08FFFFh
	SA25	00010010XXX	32	090000h-097FFFh
	SA26	00010011XXX	32	098000h-09FFFFh
	SA27	00010100XXX	32	0A0000h-0A7FFFh
	SA28	00010101XXX	32	0A8000h-0AFFFFh
	SA29	00010110XXX	32	0B0000h-0B7FFFh
	SA30	00010111XXX	32	0B8000h-0BFFFFh
	SA31	00011000XXX	32	0C0000h-0C7FFFh
	SA32	00011001XXX	32	0C8000h-0CFFFFh
	SA33	00011010XXX	32	0D0000h-0D7FFFh
	SA34	00011011XXX	32	0D8000h-0DFFFFh
	SA35	00011100XXX	32	0E0000h-0E7FFh
	SA36	00011101XXX	32	0E8000h-0EFFFFh
	SA37	00011110XXX	32	0F0000h-0F7FFFh
	SA38	00011111XXX	32	0F8000h-0FFFFh

Bank Sector Sector Address (A22-A12) Sector Size (Kwords) Ad
--

Table 6. Am29PDL127H Sector Architecture (Continued)

	SA39	00100000XXX	32	100000h-107FFFh
	SA40	00100001XXX	32	108000h-10FFFFh
	SA41	00100010XXX	32	110000h-117FFFh
	SA42	00100011XXX	32	118000h-11FFFFh
	SA43	00100100XXX	32	120000h-127FFFh
	SA44	00100101XXX	32	128000h-12FFFFh
	SA45	00100110XXX	32	130000h-137FFFh
	SA46	00100111XXX	32	138000h-13FFFFh
	SA47	00101000XXX	32	140000h-147FFFh
	SA48	00101001XXX	32	148000h-14FFFFh
	SA49	00101010XXX	32	150000h-157FFFh
	SA50	00101011XXX	32	158000h-15FFFFh
	SA51	00101100XXX	32	160000h-167FFFh
	SA52	00101101XXX	32	168000h-16FFFFh
	SA53	00101110XXX	32	170000h-177FFFh
	SA54	00101111XXX	32	178000h-17FFFFh
	SA55	00110000XXX	32	180000h-187FFFh
	SA56	00110001XXX	32	188000h-18FFFFh
	SA57	00110010XXX	32	190000h-197FFFh
Bank B	SA58	00110011XXX	32	198000h-19FFFFh
Ban	SA59	00110100XXX	32	1A0000h-1A7FFFh
	SA60	00110101XXX	32	1A8000h-1AFFFFh
	SA61	00110110XXX	32	1B0000h-1B7FFFh
	SA62	00110111XXX	32	1B8000h-1BFFFFh
	SA63	00111000XXX	32	1C0000h-1C7FFFh
	SA64	00111001XXX	32	1C8000h-1CFFFFh
	SA65	00111010XXX	32	1D0000h-1D7FFFh
	SA66	00111011XXX	32	1D8000h-1DFFFFh
	SA67	00111100XXX	32	1E0000h-1E7FFFh
	SA68	00111101XXX	32	1E8000h-1EFFFFh
	SA69	00111110XXX	32	1F0000h-1F7FFFh
	SA70	00111111XXX	32	1F8000h-1FFFFFh
	SA71	01000000XXX	32	200000h-207FFFh
	SA72	01000001XXX	32	208000h-20FFFFh
	SA73	01000010XXX	32	210000h-217FFFh
	SA74	01000011XXX	32	218000h-21FFFFh
	SA75	01000100XXX	32	220000h-227FFFh
	SA76	01000101XXX	32	228000h-22FFFFh
	SA77	01000110XXX	32	230000h-237FFFh
	SA78	01000111XXX	32	238000h-23FFFFh

Bar	ık	Sector	Sector Address (A22-A12)	Sector Size (Kwords)	Address Range (x16)
-----	----	--------	--------------------------	----------------------	---------------------



Table 6. Am29PDL127H Sector Architecture (Continued)

			•	•
	SA79	01001000XXX	32	240000h-247FFFh
	SA80	01001001XXX	32	248000h-24FFFFh
	SA81	01001010XXX	32	250000h-257FFFh
	SA82	01001011XXX	32	258000h-25FFFFh
	SA83	01001100XXX	32	260000h-267FFFh
	SA84	01001101XXX	32	268000h-26FFFFh
	SA85	01001110XXX	32	270000h-277FFFh
	SA86	01001111XXX	32	278000h-27FFFFh
	SA87	01010000XXX	32	280000h-287FFFh
	SA88	01010001XXX	32	288000h-28FFFFh
	SA89	01010010XXX	32	290000h-297FFFh
	SA90	01010011XXX	32	298000h-29FFFFh
	SA91	01010100XXX	32	2A0000h-2A7FFFh
	SA92	01010101XXX	32	2A8000h-2AFFFFh
	SA93	01010110XXX	32	2B0000h-2B7FFFh
	SA94	01010111XXX	32	2B8000h-2BFFFFh
	SA95	01011000XXX	32	2C0000h-2C7FFFh
	SA96	01011001XXX	32	2C8000h-2CFFFFh
	SA97	01011010XXX	32	2D0000h-2D7FFFh
Bank B	SA98	01011011XXX	32	2D8000h-2DFFFFh
Ban	SA99	01011100XXX	32	2E0000h-2E7FFFh
	SA100	01011101XXX	32	2E8000h-2EFFFFh
	SA101	01011110XXX	32	2F0000h-2F7FFFh
	SA102	01011111XXX	32	2F8000h-2FFFFh
	SA103	01100000XXX	32	300000h-307FFFh
	SA104	01100001XXX	32	308000h-30FFFFh
	SA105	01100010XXX	32	310000h-317FFFh
	SA106	01100011XXX	32	318000h-31FFFFh
	SA107	01100100XXX	32	320000h-327FFFh
	SA108	01100101XXX	32	328000h-32FFFFh
	SA109	01100110XXX	32	330000h-337FFFh
	SA110	01100111XXX	32	338000h-33FFFFh
	SA111	01101000XXX	32	340000h-347FFFh
	SA112	01101001XXX	32	348000h-34FFFFh
	SA113	01101010XXX	32	350000h-357FFFh
	SA114	01101011XXX	32	358000h-35FFFFh
	SA115	01101100XXX	32	360000h-367FFFh
	SA116	01101101XXX	32	368000h-36FFFFh
	SA117	01101110XXX	32	370000h-377FFFh
	SA118	01101111XXX	32	378000h-37FFFFh
		-		

	Bank	Sector	Sector Address (A22-A12)	Sector Size (Kwords)	Address Range (x16)
--	------	--------	--------------------------	----------------------	---------------------

Table 6. Am29PDL127H Sector Architecture (Continued)

	•		Ţ	
	SA119	01110000XXX	32	380000h-387FFFh
	SA120	01110001XXX	32	388000h-38FFFFh
	SA121	01110010XXX	32	390000h-397FFFh
	SA122	01110011XXX	32	398000h-39FFFFh
	SA123	01110100XXX	32	3A0000h-3A7FFFh
	SA124	01110101XXX	32	3A8000h-3AFFFFh
	SA125	01110110XXX	32	3B0000h-3B7FFFh
Bank B	SA126	01110111XXX	32	3B8000h-3BFFFFh
Bar	SA127	01111000XXX	32	3C0000h-3C7FFFh
	SA128	01111001XXX	32	3C8000h-3CFFFFh
	SA129	01111010XXX	32	3D0000h-3D7FFFh
	SA130	01111011XXX	32	3D8000h-3DFFFFh
	SA131	01111100XXX	32	3E0000h-3E7FFFh
	SA132	01111101XXX	32	3E8000h-3EFFFFh
	SA133	01111110XXX	32	3F0000h-3F7FFFh
	SA134	01111111XXX	32	3F8000h-3FFFFFh
	SA135	1000000XXX	32	400000h-407FFFh
	SA136	10000001XXX	32	408000h-40FFFFh
	SA137	10000010XXX	32	410000h-417FFFh
	SA138	10000011XXX	32	418000h-41FFFFh
	SA139	10000100XXX	32	420000h-427FFFh
	SA140	10000101XXX	32	428000h-42FFFFh
	SA141	10000110XXX	32	430000h-437FFFh
	SA142	10000111XXX	32	438000h-43FFFFh
	SA143	10001000XXX	32	440000h-447FFFh
	SA144	10001001XXX	32	448000h-44FFFFh
	SA145	10001010XXX	32	450000h-457FFFh
ပ	SA146	10001011XXX	32	458000h-45FFFFh
Bank C	SA147	10001100XXX	32	460000h-467FFFh
_	SA148	10001101XXX	32	468000h-46FFFFh
	SA149	10001110XXX	32	470000h-477FFFh
	SA150	10001111XXX	32	478000h–47FFFFh
	SA151	10010000XXX	32	480000h-487FFFh
	SA152	10010001XXX	32	488000h-48FFFFh
	SA153	10010010XXX	32	490000h-497FFFh
	SA154	10010011XXX	32	498000h-49FFFFh
	SA155	10010100XXX	32	4A0000h-4A7FFFh
	SA156	10010101XXX	32	4A8000h–4AFFFFh
	SA157	10010110XXX	32	4B0000h-4B7FFFh
	SA158	10010111XXX	32	4B8000h-4BFFFFh
	200		J_	.2000 15111111

	Bank	Sector	Sector Address (A22-A12)	Sector Size (Kwords)	Address Range (x16)
--	------	--------	--------------------------	----------------------	---------------------



Table 6. Am29PDL127H Sector Architecture (Continued)

			<u> </u>	
	SA159	10011000XXX	32	4C0000h-4C7FFFh
	SA160	10011001XXX	32	4C8000h-4CFFFFh
	SA161	10011010XXX	32	4D0000h-4D7FFFh
	SA162	10011011XXX	32	4D8000h-4DFFFFh
	SA163	10011100XXX	32	4E0000h-4E7FFFh
	SA164	10011101XXX	32	4E8000h-4EFFFFh
	SA165	10011110XXX	32	4F0000h-4F7FFFh
	SA166	10011111XXX	32	4F8000h-4FFFFFh
	SA167	10100000XXX	32	500000h-507FFFh
	SA168	10100001XXX	32	508000h-50FFFFh
	SA169	10100010XXX	32	510000h-517FFFh
	SA170	10100011XXX	32	518000h-51FFFFh
	SA171	10100100XXX	32	520000h-527FFFh
	SA172	10100101XXX	32	528000h-52FFFFh
	SA173	10100110XXX	32	530000h-537FFFh
	SA174	10100111XXX	32	538000h-53FFFFh
	SA175	10101000XXX	32	540000h-547FFFh
	SA176	10101001XXX	32	548000h-54FFFFh
	SA177	10101010XXX	32	550000h-557FFFh
Bank C	SA178	10101011XXX	32	558000h-15FFFFh
Ban	SA179	10101100XXX	32	560000h-567FFFh
	SA180	10101101XXX	32	568000h-56FFFFh
	SA181	10101110XXX	32	570000h-577FFFh
	SA182	10101111XXX	32	578000h-57FFFh
	SA183	10110000XXX	32	580000h-587FFFh
	SA184	10110001XXX	32	588000h-58FFFFh
	SA185	10110010XXX	32	590000h-597FFFh
	SA186	10110011XXX	32	598000h-59FFFh
	SA187	10110100XXX	32	5A0000h-5A7FFFh
	SA188	10110101XXX	32	5A8000h-5AFFFFh
	SA189	10110110XXX	32	5B0000h-5B7FFFh
	SA190	10110111XXX	32	5B8000h-5BFFFFh
	SA191	10111000XXX	32	5C0000h-5C7FFFh
	SA192	10111001XXX	32	5C8000h-5CFFFFh
	SA193	10111010XXX	32	5D0000h-5D7FFFh
	SA194	10111011XXX	32	5D8000h-5DFFFFh
	SA195	10111100XXX	32	5E0000h-5E7FFFh
	SA196	10111101XXX	32	5E8000h-5EFFFFh
	SA197	10111110XXX	32	5F0000h-5F7FFFh
	SA198	10111111XXX	32	5F8000h-5FFFFFh
				t .

	Bank	Sector	Sector Address (A22-A12)	Sector Size (Kwords)	Address Range (x16)
--	------	--------	--------------------------	----------------------	---------------------

## Table 6. Am29PDL127H Sector Architecture (Continued)

	SA199	11000000XXX	32	600000h-607FFFh
	SA200	11000001XXX	32	608000h-60FFFh
	SA201	11000010XXX	32	610000h-617FFFh
	SA202	11000011XXX	32	618000h-61FFFFh
	SA203	11000100XXX	32	620000h-627FFFh
	SA204	11000101XXX	32	628000h-62FFFFh
	SA205	11000110XXX	32	630000h-637FFFh
	SA206	11000111XXX	32	638000h-63FFFFh
	SA207	11001000XXX	32	640000h-647FFFh
	SA208	11001001XXX	32	648000h-64FFFFh
	SA209	11001010XXX	32	650000h-657FFFh
	SA210	11001011XXX	32	658000h-65FFFFh
	SA211	11001100XXX	32	660000h-667FFFh
	SA212	11001101XXX	32	668000h-66FFFFh
	SA213	11001110XXX	32	670000h-677FFFh
S S	SA214	11001111XXX	32	678000h-67FFFFh
Bank C	SA215	11010000XXX	32	680000h-687FFFh
	SA216	11010001XXX	32	688000h-68FFFFh
	SA217	11010010XXX	32	690000h-697FFFh
	SA218	11010011XXX	32	698000h-69FFFFh
	SA219	11010100XXX	32	6A0000h-6A7FFFh
	SA220	11010101XXX	32	6A8000h-6AFFFFh
	SA221	11010110XXX	32	6B0000h-6B7FFFh
	SA222	11010111XXX	32	6B8000h-6BFFFFh
	SA223	11011000XXX	32	6C0000h-6C7FFFh
	SA224	11011001XXX	32	6C8000h-6CFFFFh
	SA225	11011010XXX	32	6D0000h-6D7FFFh
	SA226	11011011XXX	32	6D8000h-6DFFFFh
	SA227	11011100XXX	32	6E0000h-6E7FFFh
	SA228	11011101XXX	32	6E8000h-6EFFFFh
	SA229	11011110XXX	32	6F0000h-6F7FFFh
	SA230	11011111XXX	32	6F8000h-6FFFFFh

Bank	Sector	Sector Address (A22-A12)	Sector Size (Kwords)	Address Range (x16)
------	--------	--------------------------	----------------------	---------------------



Table 6. Am29PDL127H Sector Architecture (Continued)

	SA231	11100000XXX	32	700000h-707FFFh
	SA232	11100001XXX	32	708000h-70FFFh
	SA233	11100010XXX	32	710000h-717FFFh
	SA234	11100011XXX	32	718000h-71FFFFh
	SA235	11100100XXX	32	720000h-727FFFh
	SA236	11100101XXX	32	728000h-72FFFFh
	SA237	11100110XXX	32	730000h-737FFFh
	SA238	11100111XXX	32	738000h-73FFFFh
	SA239	11101000XXX	32	740000h-747FFFh
	SA240	11101001XXX	32	748000h-74FFFFh
	SA241	11101010XXX	32	750000h-757FFFh
	SA242	11101011XXX	32	758000h-75FFFFh
	SA243	11101100XXX	32	760000h-767FFFh
	SA244	11101101XXX	32	768000h-76FFFFh
	SA245	11101110XXX	32	770000h-777FFFh
	SA246	111011111XXX	32	778000h-77FFFFh
	SA247	11110000XXX	32	780000h-787FFFh
	SA248	11110001XXX	32	788000h-78FFFFh
0	SA249	11110010XXX	32	790000h-797FFFh
Bank D	SA250	11110011XXX	32	798000h-79FFFFh
ä	SA251	11110100XXX	32	7A0000h-7A7FFFh
	SA252	11110101XXX	32	7A8000h-7AFFFFh
	SA253	11110110XXX	32	7B0000h-7B7FFFh
	SA254	11110111XXX	32	7B8000h-7BFFFFh
	SA255	11111000XXX	32	7C0000h-7C7FFFh
	SA256	11111001XXX	32	7C8000h-7CFFFFh
	SA257	11111010XXX	32	7D0000h-7D7FFFh
	SA258	11111011XXX	32	7D8000h-7DFFFFh
	SA259	11111100XXX	32	7E0000h-7E7FFFh
	SA260	11111101XXX	32	7E8000h-7EFFFFh
	SA261	11111110XXX	32	7F0000h-7F7FFFh
	SA262	11111111000	4	7F8000h-7F8FFFh
	SA263	11111111001	4	7F9000h-7F9FFFh
	SA264	11111111010	4	7FA000h-7FAFFFh
	SA265	11111111011	4	7FB000h-7FBFFFh
	SA266	11111111100	4	7FC000h-7FCFFFh
	SA267	11111111101	4	7FD000h-7FDFFFh
	SA268	1111111110	4	7FE000h-7FEFFFh
	SA269	1111111111	4	7FF000h-7FFFFFh

Table 7. Am29PDL129H Sector Architecture

Bank	Sector	CE#f1	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)
	SA1-0	0	1	0000000XXX	32	000000h-007FFFh
	SA1-1	0	1	0000001XXX	32	008000h-00FFFFh
	SA1-2	0	1	0000010XXX	32	010000h-017FFFh
	SA1-3	0	1	0000011XXX	32	018000h-01FFFFh
	SA1-4	0	1	0000100XXX	32	020000h-027FFFh
	SA1-5	0	1	0000101XXX	32	028000h-02FFFFh
	SA1-6	0	1	0000110XXX	32	030000h-037FFFh
	SA1-7	0	1	0000111XXX	32	038000h-03FFFFh
	SA1-8	0	1	0001000XXX	32	040000h-047FFFh
	SA1-9	0	1	0001001XXX	32	048000h-04FFFFh
	SA1-10	0	1	0001010XXX	32	050000h-057FFFh
	SA1-11	0	1	0001011XXX	32	058000h-05FFFFh
	SA1-12	0	1	0001100XXX	32	060000h-067FFFh
	SA1-13	0	1	0001101XXX	32	068000h-06FFFFh
	SA1-14	0	1	0001110XXX	32	070000h-077FFFh
	SA1-15	0	1	0001111XXX	32	078000h-07FFFFh
	SA1-16	0	1	0010000XXX	32	080000h-087FFFh
-	SA1-17	0	1	0010001XXX	32	088000h-08FFFFh
4	SA1-18	0	1	0010010XXX	32	090000h-097FFh
Bank 1A	SA1-19	0	1	0010011XXX	32	098000h-09FFFFh
	SA1-20	0	1	0010100XXX	32	0A0000h-0A7FFFh
-	SA1-21	0	1	0010101XXX	32	0A8000h-0AFFFFh
	SA1-22	0	1	0010110XXX	32	0B0000h-0B7FFFh
	SA1-23	0	1	0010111XXX	32	0B8000h-0BFFFFh
	SA1-24	0	1	0011000XXX	32	0C0000h-0C7FFFh
	SA1-25	0	1	0011001XXX	32	0C8000h-0CFFFFh
	SA1-26	0	1	0011010XXX	32	0D0000h-0D7FFFh
	SA1-27	0	1	0011011XXX	32	0D8000h-0DFFFFh
	SA1-28	0	1	0011100XXX	32	0E0000h-0E7FFh
	SA1-29	0	1	0011101XXX	32	0E8000h-0EFFFFh
	SA1-30	0	1	0011110XXX	32	0F0000h-0F7FFh
	SA1-31	0	1	0011111XXX	32	0F8000h-0FFFFh
	SA1-32	0	1	0100000XXX	32	100000h-107FFFh
F	SA1-33	0	1	0100001XXX	32	108000h-10FFFFh
F	SA1-34	0	1	0100010XXX	32	110000h-117FFFh
-	SA1-35	0	1	0100011XXX	32	118000h-11FFFFh
F	SA1-36	0	1	0100100XXX	32	120000h-127FFFh
-	SA1-37	0	1	0100101XXX	32	128000h-12FFFFh



## Table 7. Am29PDL129H Sector Architecture (Continued)

Bank Sector CE#f1 CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)
-------------------------	-----------------------------	-------------------------	---------------------

Table 7. Am29PDL129H Sector Architecture (Continued)

	SA1-38	0	1	0100110XXX	32	130000h-137FFFh
-	SA1-39	0	1	0100110XXX	32	138000h-13FFFFh
-	SA1-40	0	1	010111000XXX	32	140000h-147FFFh
-	SA1-40	0	1	0101000XXX	32	148000h=147FFFh
	SA1-42	0	1	0101001XXX	32	150000h-157FFFh
	SA1-42	0	1	0101010XXX	32	158000h=15FFFFh
	SA1-43	0	1	01011100XXX	32	160000h-167FFFh
	SA1-44	0	1		32	168000h-16FFFh
	SA1-45 SA1-46			0101101XXX		
		0	1	0101110XXX	32	170000h-177FFFh
	SA1-47		1	0101111XXX	32	178000h-17FFFh
	SA1-48	0	1	0110000XXX	32	180000h-187FFFh
_	SA1-49	0	1	0110001XXX	32	188000h-18FFFFh
	SA1-50	0	1	0110010XXX	32	190000h-197FFFh
<u> </u>	SA1-51	0	1	0110011XXX	32	198000h-19FFFFh
	SA1-52	0	1	0110100XXX	32	1A0000h-1A7FFFh
	SA1-53	0	1	0110101XXX	32	1A8000h-1AFFFFh
	SA1-54	0	1	0110110XXX	32	1B0000h-1B7FFFh
	SA1-55	0	1	0110111XXX	32	1B8000h-1BFFFFh
_	SA1-56	0	1	0111000XXX	32	1C0000h-1C7FFFh
Bank 1A	SA1-57	0	1	0111001XXX	32	1C8000h-1CFFFFh
Ban	SA1-58	0	1	0111010XXX	32	1D0000h-1D7FFFh
	SA1-59	0	1	0111011XXX	32	1D8000h-1DFFFFh
	SA1-60	0	1	0111100XXX	32	1E0000h-1E7FFFh
	SA1-61	0	1	0111101XXX	32	1E8000h-1EFFFFh
	SA1-62	0	1	0111110XXX	32	1F0000h-1F7FFFh
	SA1-63	0	1	0111111XXX	32	1F8000h-1FFFFFh
	SA1-64	0	1	1000000XXX	32	200000h-207FFFh
	SA1-65	0	1	1000001XXX	32	208000h-20FFFFh
	SA1-66	0	1	1000010XXX	32	210000h-217FFFh
	SA1-67	0	1	1000011XXX	32	218000h-21FFFFh
	SA1-68	0	1	1000100XXX	32	220000h-227FFFh
	SA1-69	0	1	1000101XXX	32	228000h-22FFFFh
	SA1-70	0	1	1000110XXX	32	230000h-237FFFh
ļ	SA1-71	0	1	1000111XXX	32	238000h-23FFFFh
ľ	SA1-72	0	1	1001000XXX	32	240000h-247FFFh
F	SA1-73	0	1	1001001XXX	32	248000h-24FFFFh
	SA1-74	0	1	1001010XXX	32	250000h-257FFFh
F	SA1-75	0	1	1001011XXX	32	258000h-25FFFFh
-	SA1-76	0	1	1001100XXX	32	260000h-267FFFh
-	SA1-77	0	1	1001101XXX	32	268000h-26FFFFh
Bank	Sector	CE#f1	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)



Table 7. Am29PDL129H Sector Architecture (Continued)

	SA1-78	0	1	1001110XXX	32	270000h-277FFFh
=	SA1-79	0	1	1001111XXX	32	278000h-27FFFh
=	SA1-80	0	1	1010000XXX	32	280000h-287FFFh
•	SA1-81	0	1	1010001XXX	32	288000h-28FFFFh
•	SA1-82	0	1	1010010XXX	32	290000h-297FFFh
•	SA1-83	0	1	1010011XXX	32	298000h-29FFFFh
-	SA1-84	0	1	1010100XXX	32	2A0000h-2A7FFFh
-	SA1-85	0	1	1010101XXX	32	2A8000h-2AFFFFh
(1A	SA1-86	0	1	1010110XXX	32	2B0000h-2B7FFFh
Bank 1A	SA1-87	0	1	1010111XXX	32	2B8000h-2BFFFFh
_	SA1-88	0	1	1011000XXX	32	2C0000h-2C7FFFh
•	SA1-89	0	1	1011001XXX	32	2C8000h-2CFFFFh
-	SA1-90	0	1	1011010XXX	32	2D0000h-2D7FFFh
•	SA1-91	0	1	1011011XXX	32	2D8000h-2DFFFFh
•	SA1-92	0	1	1011100XXX	32	2E0000h-2E7FFh
-	SA1-93	0	1	1011101XXX	32	2E8000h-2EFFFFh
•	SA1-94	0	1	1011110XXX	32	2F0000h-2F7FFFh
-	SA1-95	0	1	1011111XXX	32	2F8000h-2FFFFFh

Bank	Sector	CE#f1	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)
------	--------	-------	-------	-----------------------------	-------------------------	---------------------

Table 7. Am29PDL129H Sector Architecture (Continued)

	SA1-96	0	1	1100000XXX	32	300000h-307FFFh
	SA1-97	0	1	1100001XXX	32	308000h-30FFFFh
	SA1-98	0	1	1100010XXX	32	310000h-317FFFh
	SA1-99	0	1	1100011XXX	32	318000h-31FFFFh
	SA1-100	0	1	1100100XXX	32	320000h-327FFFh
	SA1-101	0	1	1100101XXX	32	328000h-32FFFFh
	SA1-102	0	1	1100110XXX	32	330000h-337FFFh
	SA1-103	0	1	1100111XXX	32	338000h-33FFFFh
	SA1-104	0	1	1101000XXX	32	340000h-347FFFh
	SA1-105	0	1	1101001XXX	32	348000h-34FFFFh
	SA1-106	0	1	1101010XXX	32	350000h-357FFFh
	SA1-107	0	1	1101011XXX	32	358000h-35FFFFh
	SA1-108	0	1	1101100XXX	32	360000h-367FFFh
	SA1-109	0	1	1101101XXX	32	368000h-36FFFFh
	SA1-110	0	1	1101110XXX	32	370000h-377FFFh
	SA1-111	0	1	11011111XXX	32	378000h-37FFFFh
	SA1-112	0	1	1110000XXX	32	380000h-387FFFh
	SA1-113	0	1	1110001XXX	32	388000h-38FFFFh
<u>m</u>	SA1-114	0	1	1110010XXX	32	390000h-397FFFh
Bank 1B	SA1-115	0	1	1110011XXX	32	398000h-39FFFFh
Ba	SA1-116	0	1	1110100XXX	32	3A0000h-3A7FFFh
	SA1-117	0	1	1110101XXX	32	3A8000h-3AFFFFh
	SA1-118	0	1	1110110XXX	32	3B0000h-3B7FFFh
	SA1-119	0	1	1110111XXX	32	3B8000h-3BFFFFh
	SA1-120	0	1	1111000XXX	32	3C0000h-3C7FFFh
	SA1-121	0	1	1111001XXX	32	3C8000h-3CFFFFh
	SA1-122	0	1	1111010XXX	32	3D0000h-3D7FFFh
	SA1-123	0	1	1111011XXX	32	3D8000h-3DFFFFh
	SA1-124	0	1	1111100XXX	32	3E0000h-3E7FFFh
	SA1-125	0	1	1111101XXX	32	3E8000h-3EFFFFh
	SA1-126	0	1	1111110XXX	32	3F0000h-3F7FFFh
	SA1-127	0	1	1111111000	4	3F8000h-3F8FFFh
	SA1-128	0	1	1111111001	4	3F9000h-3F9FFFh
	SA1-129	0	1	1111111010	4	3FA000h-3FAFFFh
	SA1-130	0	1	1111111011	4	3FB000h-3FBFFFh
	SA1-131	0	1	1111111100	4	3FC000h-3FCFFFh
	SA1-132	0	1	1111111101	4	3FD000h-3FDFFFh
	SA1-133	0	1	1111111110	4	3FE000h-3FEFFFh
	SA1-134	0	1	1111111111	4	3FF000h-3FFFFFh

Bank	Sector CE#f1	Sector	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)
------	--------------	--------	-------	-----------------------------	-------------------------	---------------------



Table 7. Am29PDL129H Sector Architecture (Continued)

		ı	1	I	1	1
	SA2-0	1	0	000000000	4	000000h-000FFFh
	SA2-1	1	0	000000001	4	001000h-001FFFh
	SA2-2	1	0	000000010	4	002000h-002FFFh
	SA2-3	1	0	000000011	4	003000h-003FFFh
	SA2-4	1	0	000000100	4	004000h-004FFFh
	SA2-5	1	0	000000101	4	005000h-005FFFh
	SA2-6	1	0	000000110	4	006000h-006FFFh
	SA2-7	1	0	000000111	4	007000h-007FFFh
	SA2-8	1	0	0000001XXX	32	008000h-00FFFFh
	SA2-9	1	0	0000010XXX	32	010000h-017FFFh
	SA2-10	1	0	0000011XXX	32	018000h-01FFFFh
	SA2-11	1	0	0000100XXX	32	020000h-027FFFh
	SA2-12	1	0	0000101XXX	32	028000h-02FFFFh
	SA2-13	1	0	0000110XXX	32	030000h-037FFFh
	SA2-14	1	0	0000111XXX	32	038000h-03FFFFh
	SA2-15	1	0	0001000XXX	32	040000h-047FFFh
	SA2-16	1	0	0001001XXX	32	048000h-04FFFFh
	SA2-17	1	0	0001010XXX	32	050000h-057FFFh
₹.	SA2-18	1	0	0001011XXX	32	058000h-05FFFFh
Bank 2A	SA2-19	1	0	0001100XXX	32	060000h-067FFFh
Ba	SA2-20	1	0	0001101XXX	32	068000h-06FFFFh
	SA2-21	1	0	0001110XXX	32	070000h-077FFFh
	SA2-22	1	0	0001111XXX	32	078000h-07FFFFh
	SA2-23	1	0	0010000XXX	32	080000h-087FFFh
	SA2-24	1	0	0010001XXX	32	088000h-08FFFFh
	SA2-25	1	0	0010010XXX	32	090000h-097FFFh
	SA2-26	1	0	0010011XXX	32	098000h-09FFFFh
	SA2-27	1	0	0010100XXX	32	0A0000h-0A7FFFh
	SA2-28	1	0	0010101XXX	32	0A8000h-0AFFFFh
	SA2-29	1	0	0010110XXX	32	0B0000h-0B7FFFh
	SA2-30	1	0	0010111XXX	32	0B8000h-0BFFFFh
	SA2-31	1	0	0011000XXX	32	0C0000h-0C7FFFh
	SA2-32	1	0	0011001XXX	32	0C8000h-0CFFFFh
	SA2-33	1	0	0011010XXX	32	0D0000h-0D7FFFh
	SA2-34	1	0	0011011XXX	32	0D8000h-0DFFFFh
	SA2-35	1	0	0011100XXX	32	0E0000h-0E7FFh
	SA2-36	1	0	0011101XXX	32	0E8000h-0EFFFFh
	SA2-37	1	0	0011110XXX	32	0F0000h-0F7FFh
	SA2-38	1	0	0011111XXX	32	0F8000h-0FFFFh

Bank Sector CE#f1	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)
-------------------	-------	-----------------------------	-------------------------	---------------------

Table 7. Am29PDL129H Sector Architecture (Continued)

	SA2-41	1	0	0100010XXX	32	110000h-117FFFh
	SA2-42	1	0	0100011XXX	32	118000h-11FFFFh
	SA2-43	1	0	0100100XXX	32	120000h-127FFFh
	SA2-44	1	0	0100101XXX	32	128000h-12FFFFh
	SA2-45	1	0	0100110XXX	32	130000h-137FFFh
	SA2-46	1	0	0100111XXX	32	138000h-13FFFFh
	SA2-47	1	0	0101000XXX	32	140000h-147FFFh
	SA2-48	1	0	0101001XXX	32	148000h-14FFFFh
	SA2-49	1	0	0101010XXX	32	150000h-157FFFh
	SA2-50	1	0	0101011XXX	32	158000h-15FFFFh
	SA2-51	1	0	0101100XXX	32	160000h-167FFFh
	SA2-52	1	0	0101101XXX	32	168000h-16FFFFh
	SA2-53	1	0	0101110XXX	32	170000h-177FFFh
	SA2-54	1	0	0101111XXX	32	178000h-17FFFFh
	SA2-55	1	0	0110000XXX	32	180000h-187FFFh
	SA2-56	1	0	0110001XXX	32	188000h-18FFFFh
	SA2-57	1	0	0110010XXX	32	190000h-197FFFh
Bank 2B	SA2-58	1	0	0110011XXX	32	198000h-19FFFFh
Ban	SA2-59	1	0	0110100XXX	32	1A0000h-1A7FFFh
	SA2-60	1	0	0110101XXX	32	1A8000h-1AFFFFh
	SA2-61	1	0	0110110XXX	32	1B0000h-1B7FFFh
	SA2-62	1	0	0110111XXX	32	1B8000h-1BFFFFh
	SA2-63	1	0	0111000XXX	32	1C0000h-1C7FFFh
	SA2-64	1	0	0111001XXX	32	1C8000h-1CFFFFh
	SA2-65	1	0	0111010XXX	32	1D0000h-1D7FFFh
	SA2-66	1	0	0111011XXX	32	1D8000h-1DFFFFh
	SA2-67	1	0	0111100XXX	32	1E0000h-1E7FFFh
	SA2-68	1	0	0111101XXX	32	1E8000h-1EFFFFh
	SA2-69	1	0	0111110XXX	32	1F0000h-1F7FFFh
	SA2-70	1	0	0111111XXX	32	1F8000h-1FFFFFh
	SA2-71	1	0	1000000XXX	32	200000h-207FFFh
	SA2-72	1	0	1000001XXX	32	208000h-20FFFFh
	SA2-73	1	0	1000010XXX	32	210000h-217FFFh
	SA2-74	1	0	1000011XXX	32	218000h-21FFFFh
	SA2-75	1	0	1000100XXX	32	220000h-227FFFh
	SA2-76	1	0	1000101XXX	32	228000h-22FFFFh
	SA2-77	1	0	1000110XXX	32	230000h-237FFFh
	SA2-78	1	0	1000111XXX	32	238000h-23FFFFh
Bank	Sector	CE#f1	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x16)



Table 7. Am29PDL129H Sector Architecture (Continued)

Bank	Sector	CE#f1	CE#f2	Sector Address (A21-A12)	Sector Size (Kwords)	Address Range (x1
	SA2-118	1	0	11011111XXX	32	378000h-37FFFFI
-	SA2-117	1	0	1101110XXX	32	370000h-377FFFh
ļ.	SA2-116	1	0	1101101XXX	32	368000h-36FFFFh
<u>_</u>	SA2-115	1	0	1101100XXX	32	360000h-367FFFh
	SA2-114	1	0	1101011XXX	32	358000h-35FFFFI
	SA2-113	1	0	1101010XXX	32	350000h-357FFFh
	SA2-112	1	0	1101001XXX	32	348000h-34FFFF
	SA2-111	1	0	1101000XXX	32	340000h-347FFF
	SA2-110	1	0	1100111XXX	32	338000h-33FFFF
	SA2-109	1	0	1100110XXX	32	330000h-337FFF
	SA2-108	1	0	1100101XXX	32	328000h-32FFFF
Ī	SA2-107	1	0	1100100XXX	32	320000h-327FFF
	SA2-106	1	0	1100011XXX	32	318000h-31FFFF
	SA2-105	1	0	1100010XXX	32	310000h-317FFF
	SA2-104	1	0	1100001XXX	32	308000h-30FFFF
ļ	SA2-103	1	0	1100000XXX	32	300000h-307FFF
	SA2-102	1	0	1011111XXX	32	2F8000h-2FFFF
ļ	SA2-101	1	0	1011110XXX	32	2F0000h-2F7FFF
_	SA2-100	1	0	1011101XXX	32	2E8000h-2EFFFF
Bank 2B	SA2-99	1	0	1011100XXX	32	2E0000h-2E7FFF
( 2B	SA2-98	1	0	1011011XXX	32	2D8000h-2DFFFF
	SA2-97	1	0	1011010XXX	32	2D0000h-2D7FFF
	SA2-96	1	0	1011001XXX	32	2C8000h-2CFFFF
ļ	SA2-95	1	0	1011000XXX	32	2C0000h-2C7FFF
	SA2-94	1	0	1010111XXX	32	2B8000h-2BFFFF
	SA2-93	1	0	1010110XXX	32	2B0000h-2B7FFF
	SA2-92	1	0	1010101XXX	32	2A8000h-2AFFF
•	SA2-91	1	0	1010100XXX	32	2A0000h-2A7FFF
ļ	SA2-90	1	0	1010011XXX	32	298000h-29FFFF
ŀ	SA2-89	1	0	1010010XXX	32	290000h-297FFF
	SA2-88	1	0	1010001XXX	32	288000h-28FFFF
=	SA2-87	1	0	1010000XXX	32	280000h-287FFF
-	SA2-86	1	0	1001111XXX	32	278000h-27FFF
-	SA2-85	1	0	1001110XXX	32	270000h-277FFF
=	SA2-84	1	0	1001101XXX	32	268000h-26FFFF
-	SA2-83	1	0	1001100XXX	32	260000h-267FFF
-	SA2-82	1	0	1001011XXX	32	258000h-25FFFF
-	SA2-81	1	0	1001010XXX	32	250000h-257FFF
	SA2-80	1	0	1001001XXX	32	248000h-24FFFF

Table 7. Am29PDL129H Sector Architecture (Continued)

	SA2-119	1	0	1110000XXX	32	380000h-387FFFh
	SA2-120	1	0	1110001XXX	32	388000h-38FFFFh
	SA2-121	1	0	1110010XXX	32	390000h-397FFFh
	SA2-122	1	0	1110011XXX	32	398000h-39FFFFh
	SA2-123	1	0	1110100XXX	32	3A0000h-3A7FFFh
	SA2-124	1	0	1110101XXX	32	3A8000h-3AFFFFh
	SA2-125	1	0	1110110XXX	32	3B0000h-3B7FFFh
Bank 2B	SA2-126	1	0	1110111XXX	32	3B8000h-3BFFFFh
Ban	SA2-127	1	0	1111000XXX	32	3C0000h-3C7FFFh
	SA2-128	1	0	1111001XXX	32	3C8000h-3CFFFFh
	SA2-129	1	0	1111010XXX	32	3D0000h-3D7FFFh
	SA2-130	1	0	1111011XXX	32	3D8000h-3DFFFFh
	SA2-131	1	0	1111100XXX	32	3E0000h-3E7FFFh
	SA2-132	1	0	1111101XXX	32	3E8000h-3EFFFFh
	SA2-133	1	0	1111110XXX	32	3F0000h-3F7FFFh
	SA2-134	1	0	1111111XXX	32	3F8000h-3FFFFFh
	A 00001 40011					

Table 8. Am29PDL127H Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector	A22-A12	Sector/
Ocotor	ALL AIL	Sector Block Size
SA0	0000000000	4 Kwords
SA1	0000000001	4 Kwords
SA2	0000000010	4 Kwords
SA3	0000000011	4 Kwords
SA4	0000000100	4 Kwords
SA5	0000000101	4 Kwords
SA6	0000000110	4 Kwords
SA7	0000000111	4 Kwords
SA8	00000001XXX	32 Kwords
SA9	00000010XXX	32 Kwords
SA10	00000011XXX	32 Kwords
SA11-SA14	000001XXXXX	128 (4x32) Kwords
SA15-SA18	000010XXXXX	128 (4x32) Kwords
SA19-SA22	000011XXXXX	128 (4x32) Kwords
SA23-SA26	000100XXXXX	128 (4x32) Kwords
SA27-SA30	000101XXXXX	128 (4x32) Kwords
SA31-SA34	000110XXXXX	128 (4x32) Kwords
SA35-SA38	000111XXXXX	128 (4x32) Kwords
SA39-SA42	001000XXXXX	128 (4x32) Kwords
SA43-SA46	001001XXXXX	128 (4x32) Kwords
SA47-SA50	001010XXXXX	128 (4x32) Kwords
SA51-SA54	001011XXXXX	128 (4x32) Kwords
SA55-SA58	001100XXXXX	128 (4x32) Kwords
SA59-SA62	001101XXXXX	128 (4x32) Kwords
SA63-SA66	001110XXXXX	128 (4x32) Kwords
SA67-SA70	001111XXXXX	128 (4x32) Kwords
SA71-SA74	010000XXXXX	128 (4x32) Kwords
SA75-SA78	010001XXXXX	128 (4x32) Kwords
SA79-SA82	010010XXXXX	128 (4x32) Kwords

SA83-SA86	010011XXXXX	128 (4x32) Kwords
SA87-SA90	010100XXXXX	128 (4x32) Kwords
SA91-SA94	010101XXXXX	128 (4x32) Kwords
SA95-SA98	010110XXXXX	128 (4x32) Kwords
SA99-SA102	010111XXXXX	128 (4x32) Kwords
SA103-SA106	011000XXXXX	128 (4x32) Kwords
SA107-SA110	011001XXXXX	128 (4x32) Kwords
SA111-SA114	011010XXXXX	128 (4x32) Kwords
SA115-SA118	011011XXXXX	128 (4x32) Kwords
SA119-SA122	011100XXXXX	128 (4x32) Kwords
SA123-SA126	011101XXXXX	128 (4x32) Kwords
SA127-SA130	011110XXXXX	128 (4x32) Kwords

Sector	A22-A12	Sector/
		Sector Block Size
SA131-SA134	011111XXXXX	128 (4x32) Kwords
SA135-SA138	100000XXXXX	128 (4x32) Kwords
SA139-SA142	100001XXXXX	128 (4x32) Kwords
SA143-SA146	100010XXXXX	128 (4x32) Kwords
SA147-SA150	100011XXXXX	128 (4x32) Kwords
SA151-SA154	100100XXXXX	128 (4x32) Kwords
SA155-SA158	100101XXXXX	128 (4x32) Kwords
SA159-SA162	100110XXXXX	128 (4x32) Kwords
SA163-SA166	100111XXXXX	128 (4x32) Kwords
SA167-SA170	101000XXXXX	128 (4x32) Kwords
SA171-SA174	101001XXXXX	128 (4x32) Kwords
SA175-SA178	101010XXXXX	128 (4x32) Kwords
SA179-SA182	101011XXXXX	128 (4x32) Kwords
SA183-SA186	101100XXXXX	128 (4x32) Kwords
SA187-SA190	101101XXXXX	128 (4x32) Kwords
SA191-SA194	101110XXXXX	128 (4x32) Kwords
SA195-SA198	101111XXXXX	128 (4x32) Kwords
SA199-SA202	110000XXXXX	128 (4x32) Kwords



SA203-SA206	110001XXXXX	128 (4x32) Kwords
SA207-SA210	110010XXXXX	128 (4x32) Kwords
SA211-SA214	110011XXXXX	128 (4x32) Kwords
SA215-SA218	110100XXXXX	128 (4x32) Kwords
SA219-SA222	110101XXXXX	128 (4x32) Kwords
SA223-SA226	110110XXXXX	128 (4x32) Kwords
SA227-SA230	110111XXXXX	128 (4x32) Kwords
SA231-SA234	111000XXXXX	128 (4x32) Kwords
SA235-SA238	111001XXXXX	128 (4x32) Kwords
SA239-SA242	111010XXXXX	128 (4x32) Kwords
SA243-SA246	111011XXXXX	128 (4x32) Kwords
SA247-SA250	111100XXXXX	128 (4x32) Kwords
SA251-SA254	111101XXXXX	128 (4x32) Kwords
SA255-SA258	111110XXXXX	128 (4x32) Kwords
SA259	11111100XXX	32 Kwords
SA260	11111101XXX	32 Kwords
SA261	111111110XXX	32 Kwords
SA262	11111111000	4 Kwords
SA263	11111111001	4 Kwords
SA264	11111111010	4 Kwords
SA265	11111111011	4 Kwords
SA266	11111111100	4 Kwords
SA267	11111111101	4 Kwords
SA268	11111111110	4 Kwords
SA269	11111111111	4 Kwords

Table 9. Am29PDL129H Boot Sector/Sector Block
Addresses for Protection/Unprotection
CE#f1 Control

Sector Group	A21-12	Sector/Sector Block Size
SA1-0-SA1-3	00000XXXXX	128 (4x32) Kwords
SA1-4-SA1-7	00001XXXXX	128 (4x32) Kwords
SA1-8-SA1-11	00010XXXXX	128 (4x32) Kwords
SA1-12-SA1-15	00011XXXXX	128 (4x32) Kwords
SA1-16-SA1-19	00100XXXXX	128 (4x32) Kwords
SA1-20-SA1-23	00101XXXXX	128 (4x32) Kwords
SA1-24-SA1-27	00110XXXXX	128 (4x32) Kwords
SA1-28-SA1-31	00111XXXXX	128 (4x32) Kwords
SA1-32-SA1-35	01000XXXXX	128 (4x32) Kwords
SA1-36-SA1-39	01001XXXXX	128 (4x32) Kwords
SA1-40-SA1-43	01010XXXXX	128 (4x32) Kwords
SA1-44-SA1-47	01011XXXXX	128 (4x32) Kwords
SA1-48-SA1-51	01100XXXXX	128 (4x32) Kwords
SA1-52-SA1-55	01101XXXXX	128 (4x32) Kwords
SA1-56-SA1-59	01110XXXXX	128 (4x32) Kwords
SA1-60-SA1-63	01111XXXXX	128 (4x32) Kwords
SA1-64-SA1-67	10000XXXXX	128 (4x32) Kwords
SA1-68-SA1-71	10001XXXXX	128 (4x32) Kwords
SA1-72-SA1-75	10010XXXXX	128 (4x32) Kwords
SA1-76-SA1-79	10011XXXXX	128 (4x32) Kwords
SA1-80-SA1-83	10100XXXXX	128 (4x32) Kwords
SA1-84-SA1-87	10101XXXXX	128 (4x32) Kwords
SA1-88-SA1-91	10110XXXXX	128 (4x32) Kwords

SA1-92-SA1-95	10111XXXXX	128 (4x32) Kwords
SA1-96-SA1-99	11000XXXXX	128 (4x32) Kwords
SA1-100-SA1-103	11001XXXXX	128 (4x32) Kwords
SA1-104-SA1-107	11010XXXXX	128 (4x32) Kwords
SA1-108-SA1-111	11011XXXXX	128 (4x32) Kwords
SA1-112-SA1-115	11100XXXXX	128 (4x32) Kwords
SA1-116-SA1-119	11101XXXXX	128 (4x32) Kwords
SA1-120-SA1-123	11110XXXXX	128 (4x32) Kwords
SA1-124	1111100XXX	32 Kwords
SA1-125	1111101XXX	32 Kwords
SA1-126	1111110XXX	32 Kwords
SA1-127	1111111000	4 Kwords
SA1-128	1111111001	4 Kwords
SA1-129	1111111010	4 Kwords
SA1-130	1111111011	4 Kwords
SA1-131	1111111100	4 Kwords
SA1-132	1111111101	4 Kwords
SA1-133	1111111110	4 Kwords
SA1-134	1111111111	4 Kwords

Table 10. Am29PDL129H Boot Sector/Sector Block Addresses for Protection/Unprotection CE#f2 Control

Sector Group	A21-12	Sector/Sector Block Size
SA2-0	000000000	4 Kwords
SA2-1	000000001	4 Kwords
SA2-2	000000010	4 Kwords
SA2-3	000000011	4 Kwords
SA2-4	000000100	4 Kwords
SA2-5	000000101	4 Kwords
SA2-6	000000110	4 Kwords
SA2-7	000000111	4 Kwords
SA2-8	0000001XXX	32 Kwords
SA2-9	0000010XXX	32 Kwords
SA2-10	0000011XXX	32 Kwords
SA2-11 - SA2-14	00001XXXXX	128 (4x32) Kwords
SA2-15 - SA2-18	00010XXXXX	128 (4x32) Kwords
SA2-19 - SA2-22	00011XXXXX	128 (4x32) Kwords
SA2-23 - SA2-26	00100XXXXX	128 (4x32) Kwords
SA2-27 - SA2-30	00101XXXXX	128 (4x32) Kwords
SA2-31 - SA2-34	00110XXXXX	128 (4x32) Kwords
SA2-35 - SA2-38	00111XXXXX	128 (4x32) Kwords
SA2-39 - SA2-42	01000XXXXX	128 (4x32) Kwords
SA2-43 - SA2-46	01001XXXXX	128 (4x32) Kwords
SA2-47 - SA2-50	01010XXXXX	128 (4x32) Kwords
SA2-51 - SA2-54	01011XXXXX	128 (4x32) Kwords
SA2-55 - SA2-58	01100XXXXX	128 (4x32) Kwords
SA2-59 - SA2-62	01101XXXXX	128 (4x32) Kwords
SA2-63 - SA2-66	01110XXXXX	128 (4x32) Kwords
SA2-67 - SA2-70	01111XXXXX	128 (4x32) Kwords
SA2-71 - SA2-74	10000XXXXX	128 (4x32) Kwords
SA2-75 - SA2-78	10001XXXXX	128 (4x32) Kwords
SA2-79 - SA2-82	10010XXXXX	128 (4x32) Kwords

	<u>-</u> .	<u>-</u>
SA2-83 - SA2-86	10011XXXXX	128 (4x32) Kwords
SA2-87 - SA2-90	10100XXXXX	128 (4x32) Kwords
SA2-91 - SA2-94	10101XXXXX	128 (4x32) Kwords
SA2-95 - SA2-98	10110XXXXX	128 (4x32) Kwords
SA2-99 - SA2-102	10111XXXXX	128 (4x32) Kwords
SA2-103 - SA2-106	11000XXXXX	128 (4x32) Kwords
SA2-107 - SA2-110	11001XXXXX	128 (4x32) Kwords
SA2-111 - SA2-114	11010XXXXX	128 (4x32) Kwords

SA2-115 - SA2-118	11011XXXXX	128 (4x32) Kwords
SA2-119 - SA2-122	11100XXXXX	128 (4x32) Kwords
SA2-123 - SA2-126	11101XXXXX	128 (4x32) Kwords
SA2-127 - SA2-130	11110XXXXX	128 (4x32) Kwords
SA2-131 - SA2-134	11111XXXXX	128 (4x32) Kwords

## SECTOR PROTECTION

The Am29PDL127H/Am29PDL129H features several levels of sector protection, which can disable both the program and erase operations in certain sectors or sector groups:

## **Persistent Sector Protection**

A command sector protection method that replaces the old 12 V controlled protection method.

#### **Password Sector Protection**

A highly sophisticated protection method that requires a password before changes to certain sectors or sector groups are permitted.

#### WP# Hardware Protection

A write protect pin that can prevent program or erase operations in sectors 0, 1, 268, and 269 in PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129. The WP# Hardware Protection feature is always available, regardless of which of the other two methods are chosen.

## Selecting a Sector Protection Mode

The device defaults to the Persistent Sector Protection mode. However, to prevents a program or virus from later setting the Password Mode Locking Bit, which would cause an unexpected shift from the default Persistent Sector Protection Mode into the Password Protection Mode, it is recommended that either of two one-time programmable non-volatile bits that permanently define which sector protection method be set before the device is first programmed. The Persistent Sector Protection Mode Locking Bit permanently sets the device to the Persistent Sector Protection mode. The Password Mode Locking Bit permanently sets the device to the Password Sector Protection mode. It is not possible to switch between the two protection modes once a locking bit has been set.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at the factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See Autoselect Command Sequence for details.

## **Persistent Sector Protection**

The Persistent Sector Protection method replaces the 12 V controlled protection method in previous AMD flash devices. This new method provides three different sector protection states:

- Persistently Locked—The sector is protected and cannot be changed.
- **Dynamically Locked**—The sector is protected and can be changed by a simple command.
- Unlocked—The sector is unprotected and can be changed by a simple command.

To achieve these states, three types of "bits" are used:

## Persistent Protection Bit (PPB)

A single Persistent (non-volatile) Protection Bit is assigned to a maximum four sectors (see the sector address tables for specific sector protection groupings). All 4 Kword boot-block sectors have individual sector Persistent Protection Bits (PPBs) for greater flexibility. Each PPB is individually modifiable through the **PPB Write Command**.

The device erases all PPBs in parallel. If any PPB requires erasure, the device must be instructed to preprogram all of the sector PPBs prior to PPB erasure. Otherwise, a previously erased sector PPBs can potentially be over-erased. The flash device does not have a built-in means of preventing sector PPBs over-erasure.

## Persistent Protection Bit Lock (PPB Lock)

The Persistent Protection Bit Lock (PPB Lock) is a global volatile bit. When set to "1", the PPBs cannot be changed. When cleared ("0"), the PPBs are changeable. There is only one PPB Lock bit per device. The PPB Lock is cleared after power-up or hardware reset. There is no command sequence to unlock the PPB Lock.

### **Dynamic Protection Bit (DYB)**

A volatile protection bit is assigned for each sector. After power-up or hardware reset, the contents of all DYBs is "0". Each DYB is individually modifiable through the DYB Write Command.

When the parts are first shipped, the PPBs are cleared, the DYBs are cleared, and PPB Lock is defaulted to power up in the cleared state – meaning the PPBs are changeable.

When the device is first powered on the DYBs power up cleared (sectors not protected). The Protection State for each sector is determined by the logical OR of the PPB and the DYB related to that sector. For the sectors that have the PPBs cleared, the DYBs control whether or not the sector is protected or unprotected. By issuing the DYB Write command sequences, the DYBs will be set or cleared, thus placing each sector in the protected or unprotected state. These are the socalled **Dynamic Locked or Unlocked** states. They are called dynamic states because it is very easy to switch back and forth between the protected and unprotected conditions. This allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed. The DYBs maybe set or cleared as often as needed.

The PPBs allow for a more static, and difficult to change, level of protection. The PPBs retain their state across power cycles because they are non-volatile. Individual PPBs are set with a command but must all be cleared as a group through a complex sequence of program and erasing commands. The PPBs are also limited to 100 erase cycles.

The PPB Lock bit adds an additional level of protection. Once all PPBs are programmed to the desired settings, the PPB Lock may be set to "1". Setting the PPB Lock disables all program and erase commands to the non-volatile PPBs. In effect, the PPB Lock Bit locks the PPBs into their current state. The only way to clear the PPB Lock is to go through a power cycle. System boot code can determine if any changes to the PPB are needed; for example, to allow new system code to be downloaded. If no changes are needed then the boot code can set the PPB Lock to disable any further changes to the PPBs during system operation.

The WP#/ACC write protect pin adds a final level of hardware protection to sectors 0, 1, 268, and 269 in PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129. When this pin is low it is not possible to change the contents of these sectors. These sectors generally hold system boot code. The WP#/ACC pin can prevent any changes to the boot code that could override the choices made while setting up sector protection during system initialization.

It is possible to have sectors that have been persistently locked, and sectors that are left in the dynamic state. The sectors in the dynamic state are all unprotected. If there is a need to protect some of them, a simple DYB Write command sequence is all that is necessary. The DYB write command for the dynamic sectors switch the DYBs to signify protected and unprotected, respectively. If there is a need to change the status of the persistently locked sectors, a few more steps are required. First, the PPB Lock bit must be disabled by either putting the device through a power-cycle, or hardware reset. The PPBs can then be changed to reflect the desired settings. Setting the PPB lock bit once again will lock the PPBs, and the device operates normally again.

The best protection is achieved by executing the PPB lock bit set command early in the boot code, and protect the boot code by holding WP#/ACC =  $V_{\rm II}$ .

**Table 11. Sector Protection Schemes** 

DYB	PPB	PPB Lock	Sector State
0	0	0	Unprotected—PPB and DYB are changeable
0	0	1	Unprotected—PPB not changeable, DYB is changeable
0	1	0	
1	0	0	Protected—PPB and DYB are changeable
1	1	0	
0	1	1	
1	1 0		Protected—PPB not changeable, DYB is changeable
1	1	1	g , is a games

Table 11 contains all possible combinations of the DYB, PPB, and PPB lock relating to the status of the sector.

In summary, if the PPB is set, and the PPB lock is set, the sector is protected and the protection can not be removed until the next power cycle clears the PPB lock. If the PPB is cleared, the sector can be dynamically locked or unlocked. The DYB then controls whether or not the sector is protected or unprotected.

If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode. A program command to a protected sector enables status polling for approximately 1 µs before the device returns to read mode without having modified the contents of the protected sector. An erase command to a protected sector enables status polling for approximately 50 µs after which the device returns to read mode without having erased the protected sector.

The programming of the DYB, PPB, and PPB lock for a given sector can be verified by writing a DYB/PPB/PPB lock verify command to the device.

### **Persistent Sector Protection Mode Locking Bit**

Like the password mode locking bit, a Persistent Sector Protection mode locking bit exists to guarantee that the device remain in software sector protection. Once set, the Persistent Sector Protection locking bit prevents programming of the password protection mode locking bit. This guarantees that a hacker could not place the device in password protection mode.

### **Password Protection Mode**

The Password Sector Protection Mode method allows an even higher level of security than the Persistent Sector Protection Mode. There are two main differences between the Persistent Sector Protection and the Password Sector Protection Mode:

- When the device is first powered on, or comes out of a reset cycle, the PPB Lock bit set to the locked state, rather than cleared to the unlocked state.
- The only means to clear the PPB Lock bit is by writing a unique 64-bit Password to the device.

The Password Sector Protection method is otherwise identical to the Persistent Sector Protection method.

A 64-bit password is the only additional tool utilized in this method.

Once the Password Mode Locking Bit is set, the password is permanently set with no means to read, program, or erase it. The password is used to clear the PPB Lock bit. The Password Unlock command must be written to the flash, along with a password. The flash device internally compares the given password with the pre-programmed password. If they match, the PPB Lock bit is cleared, and the PPBs can be altered. If they do not match, the flash device does nothing. There is a built-in 2 µs delay for each "password check." This delay is intended to thwart any efforts to run a program that tries all possible combinations in order to crack the password.

### Password and Password Mode Locking Bit

In order to select the Password sector protection scheme, the customer must first program the password. The password may be correlated to the unique Electronic Serial Number (ESN) of the particular flash device. Each ESN is different for every flash device; therefore each password should be different for every flash device. While programming in the password region, the customer may perform Password Verify operations.

Once the desired password is programmed in, the customer must then set the Password Mode Locking Bit. This operation achieves two objectives:

- Permanently sets the device to operate using the Password Protection Mode. It is not possible to reverse this function.
- 2. Disables *all further commands* to the password region. All program, and read operations are ignored.

Both of these objectives are important, and if not carefully considered, may lead to unrecoverable errors. The user must be sure that the Password Protection method is desired when setting the Password Mode Locking Bit. More importantly, the user must be sure that the password is correct when the Password Mode Locking Bit is set. Due to the fact that read operations are disabled, there is no means to verify what the password is afterwards. If the password is lost after setting the Password Mode Locking Bit, there will be no way to clear the PPB Lock bit.

The Password Mode Locking Bit, once set, prevents reading the 64-bit password on the DQ bus and further password programming. The Password Mode Locking Bit is not erasable. Once Password Mode Locking Bit is programmed, the Persistent Sector Protection Locking Bit is disabled from programming, guaranteeing that no changes to the protection scheme are allowed.

#### 64-bit Password

The 64-bit Password is located in its own memory space and is accessible through the use of the Password Program and Verify commands (see "Password Verify Command"). The password function works in conjunction with the Password Mode Locking Bit, which when set, prevents the Password Verify command from reading the contents of the password on the pins of the device.

## Write Protect (WP#)

The Write Protect feature provides a hardware method of protecting sectors 0, 1, 268, and 269 in PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129 without using  $V_{\text{ID}}$ . This function is provided by the WP# pin and overrides the previously discussed High Voltage Sector Protection method.

If the system asserts  $V_{\rm IL}$  on the WP#/ACC pin, the device disables program and erase functions in the two outermost 4 Kword sectors on both ends of the flash array independent of whether it was previously protected or unprotected.

If the system asserts  $V_{IH}$  on the WP#/ACC pin, the device reverts to whether sectors 0, 1, 268, and 269 in PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129 were last set to be protected or unprotected. That is, sector protection or unprotection for these sectors depends on whether they were last protected or unprotected using the method described in High Voltage Sector Protection.



Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

### **Persistent Protection Bit Lock**

The Persistent Protection Bit (PPB) Lock is a volatile bit that reflects the state of the Password Mode Locking Bit after power-up reset. If the Password Mode Lock Bit is also set after a hardware reset (RESET# asserted) or a power-up reset, the ONLY means for clearing the PPB Lock Bit in Password Protection Mode is to issue the Password Unlock command. Successful execution of the Password Unlock command clears the PPB Lock Bit, allowing for sector PPBs modifications. Asserting RESET#, taking the device through a power-on reset, or issuing the PPB Lock Bit Set command sets the PPB Lock Bit to a "1" when the Password Mode Lock Bit is not set.

If the Password Mode Locking Bit is not set, including Persistent Protection Mode, the PPB Lock Bit is cleared after power-up or hardware reset. The PPB Lock Bit is set by issuing the PPB Lock Bit Set command. Once set the only means for clearing the PPB Lock Bit is by issuing a hardware or power-up reset. The Password Unlock command is ignored in Persistent Protection Mode.

# **High Voltage Sector Protection**

Sector protection and unprotection may also be implemented using programming equipment. The procedure requires high voltage ( $V_{\text{ID}}$ ) to be placed on the RESET# pin. Refer to Figure 1 for details on this procedure. Note that for sector unprotect, all unprotected sectors must first be protected prior to the first sector write cycle.





Figure 1. In-System Sector Protection/
Sector Unprotection Algorithms



# **Temporary Sector Unprotect**

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RE-SET# pin to  $V_{ID}$ . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RE-SET# pin, all the previously protected sectors are protected again. Figure 2 shows the algorithm, and Figure 23 shows the timing diagrams, for this feature. While PPB lock is set, the device cannot enter the Temporary Sector Unprotection Mode.



#### Notes:

- 1. All protected sectors unprotected (If WP#/ACC =  $V_{IL}$ , sectors 0, 1, 268, 269 in PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129.will remain protected).
- 2. All previously protected sectors are protected once again.

Figure 2. Temporary Sector Unprotect Operation

# SecSi<sup>™</sup> (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN) The 128-word SecSi sector is divided into 64 factory-lockable words that can be programmed and locked by the customer. The SecSi sector is located at

addresses 000000h-00007Fh in both Persistent Protection mode and Password Protection mode. It uses indicator bits (DQ6, DQ7) to indicate the factory-locked and customer-locked status of the part.

The system accesses the SecSi Sector through a command sequence (see "Enter SecSi™ Sector/Exit SecSi Sector Command Sequence"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the normal address space.

### Factory-Locked Area (64 words)

The factory-locked area of the SecSi Sector (000000h-00003Fh) is locked when the part is shipped, whether or not the area was programmed at the factory. The SecSi Sector Factory-locked Indicator Bit (DQ7) is permanently set to a "1". AMD offers the ExpressFlash service to program the factory-locked area with a random ESN, a customer-defined code, or any combination of the two. Because only AMD can program and protect the factory-locked area, this method ensures the security of the ESN once the product is shipped to the field. Contact an AMD representative for details on using AMD's ExpressFlash service. Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.

### **Customer-Lockable Area (64 words)**

The customer-lockable area of the SecSi Sector (000040h-00007Fh) is shipped unprotected, which allows the customer to program and optionally lock the area as appropriate for the application. The SecSi Sector Customer-locked Indicator Bit (DQ6) is shipped as "0" and can be permanently locked to "1" by issuing the SecSi Protection Bit Program Command. The SecSi Sector can be read any number of times, but can be programmed and locked only once. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the SecSi Sector.

The Customer-lockable SecSi Sector area can be protected using one of the following procedures:

■ Follow the SecSi Sector Protection Algorithm as shown in Figure 3. This allows in-system protection of the SecSi Sector without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.




Figure 3. SecSi Sector Protection Algorithm

Once the SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing the remainder of the array.

The SecSi Sector lock must be used with caution since, once locked, there is no procedure available for unlocking the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.

### **SecSi Sector Protection Bits**

The SecSi Sector Protection Bits prevent programming of the SecSi Sector memory area. Once set, the SecSi Sector memory area contents are non-modifiable.

### **Hardware Data Protection**

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes. In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

### Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

### Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on OE#, CE#f1, CE#f2 or WE# do not initiate a write cycle.

### **Logical Inhibit**

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE#f1 =CE#f2 =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a

write cycle, CE#f1/CE#f2 and WE# must be a logical zero while OE# is a logical one.

### Power-Up Write Inhibit

If WE# = CE#f1 =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

# COMMON FLASH MEMORY INTERFACE (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h, any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 12–15. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded Erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 12–15. The system must write the reset command to return the device to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/flash/cfi. Alternatively, contact an AMD representative for copies of these documents.

Table 12.	CFI Query	Identification	String
-----------	-----------	----------------	--------

Addresses	Data	Description
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set
15h 16h	0040h 0000h	Address for Primary Extended Table

17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

# Table 13. System Interface String

Addresses	Data	Description
1Bh	0027h	V <sub>CC</sub> Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	0036h	V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	0000h	V <sub>PP</sub> Min. voltage (00h = no V <sub>PP</sub> pin present)
1Eh	0000h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present)
1Fh	0004h	Typical timeout per single byte/word write 2 <sup>N</sup> μs
20h	0000h	Typical timeout for Min. size buffer write $2^N \mu s$ (00h = not supported)
21h	0009h	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	0005h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	0000h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	0004h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	0000h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)

# Table 14. Device Geometry Definition

Addresses	Data	Description
27h	0018h	Device Size = 2 <sup>N</sup> byte
28h 29h	0001h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	0000h 0000h	Max. number of byte in multi-byte write = $2^N$ (00h = not supported)
2Ch	0003h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h 32h 33h 34h	00FDh 0000h 0000h 0001h	Erase Block Region 2 Information (refer to the CFI specification or CFI publication 100)
35h 36h 37h 38h	0007h 0000h 0020h 0000h	Erase Block Region 3 Information (refer to the CFI specification or CFI publication 100)
39h 3Ah 3Bh 3Ch	0000h 0000h 0000h 0000h	Erase Block Region 4 Information (refer to the CFI specification or CFI publication 100)



Table 15. Primary Vendor-Specific Extended Query

Addresses	Data	Description
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII (reflects modifications to the silicon)
44h	0033h	Minor version number, ASCII (reflects modifications to the CFI table)
45h	000Ch	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	0007h	Sector Protect/Unprotect scheme 01 =29F040 mode, 02 = 29F016 mode, 03 = 29F400, 04 = 29LV800 mode
4Ah	00E7h	Simultaneous Operation 00 = Not Supported, X = Number of Sectors excluding Bank 1
4Bh	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	0002h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	0085h	ACC (Acceleration) Supply Minimum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	0095h	ACC (Acceleration) Supply Maximum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	0001h	Top/Bottom Boot Sector Flag  00h = Uniform device, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Both Top and Bottom
50h	0001h	Program Suspend 0 = Not supported, 1 = Supported
57h	0004h	Bank Organization 00 = Data at 4Ah is zero, X = Number of Banks
58h	0027h	Bank 1 Region Information  X = Number of Sectors in Bank 1
59h	0060h	Bank 2 Region Information X = Number of Sectors in Bank 2
5Ah	0060h	Bank 3 Region Information  X = Number of Sectors in Bank 3
5Bh	0027h	Bank 4 Region Information  X = Number of Sectors in Bank 4

### COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. Table 16 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** may place the device in an unknown state. A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#f1/CE#f2 (PDL129H only), whichever happens later. All data is latched on the rising edge of WE# or CE#f1/CE#f2 (PDL129H only), whichever happens first. Refer to the Flash AC Characteristics section for timing diagrams.

## **Reading Array Data**

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. The system can read array data using the standard read timing, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the MCP Device Bus Operations section for more information. The Read-Only Operations – Am29PDL127H and Read-Only Operations – Am29PDL127H tables provide the read parameters, and Figure 13 shows the timing diagram.

### **Reset Command**

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before

erasing begins. This resets the bank to which the system was writing to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to which the system was writing to the read mode. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the read mode (or erase-suspend-read mode if that bank was in Erase Suspend).

# **Autoselect Command Sequence**

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the other bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read any number of autoselect codes without reinitiating the command sequence.

Table 16 shows the address and data requirements. To determine sector protection information, the system must write to the appropriate bank address (BA) and sector address (SA). Table 4 shows the address range and bank number associated with each sector.

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the bank was previously in Erase Suspend).

# Enter SecSi™ Sector/Exit SecSi Sector Command Sequence

The SecSi Sector region provides a secured data area containing a random, eight word electronic serial number (ESN). The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. The SecSi Sector is not accessible when the device is executing an Embedded Program or embedded Erase algorithm. Table 16 shows the address and data requirements for both command sequences. See also "SecSi™ (Secured Silicon) Sector Flash Memory Region" for further information. Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.

# **Word Program Command Sequence**

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 16 shows the address and data requirements for the program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the program operation. Note that the SecSi sector, autoselect, and CFI functions are unavailable when the SecSi Sector is enabled. The program command sequence should be reinitiated once that bank has returned to the read mode, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."


### **Unlock Bypass Command Sequence**

The unlock bypass feature allows the system to program data to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 16 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence.

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts V<sub>HH</sub> on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at V<sub>HH</sub> any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Figure 4 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figures 16 and 17 for timing diagrams.



Note: See Table 16 for program command sequence.

Figure 4. Program Operation

# **Chip Erase Command Sequence**

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 16 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. *Note that* 

the SecSi sector, autoselect, and CFI functions are unavailable when the SecSi Sector is enabled. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 5 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 18 for timing diagrams.

## **Sector Erase Command Sequence**

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 16 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 us, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to the read mode. Note that the SecSi sector, autoselect, and CFI functions are unavailable when the SecSi Sector is enabled. The system must rewrite the command sequence and any additional addresses and commands.


The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank. The system can de-

termine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 5 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 18 section for timing diagrams.



#### Notes:

- 1. See Table 16 for erase command sequence.
- See the section on DQ3 for information on the sector erase timer.

Figure 5. Erase Operation

# **Erase Suspend/Erase Resume Commands**

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 80 µs time-out

period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 20 µs to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase suspend command.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Word Program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. Refer to the Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command (address bits are don't care). The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

## **Password Program Command**

The Password Program Command permits programming the password that is used as part of the hardware protection scheme. The actual password is 64-bits long. Four Password Program commands are required to program the password. The system must enter the unlock cycle, password program command (38h) and the program address/data for each portion

of the password when programming. There are no provisions for entering the 2-cycle unlock cycle, the password program command, and all the password data. There is no special addressing order required for programming the password. Also, when the password is undergoing programming, Simultaneous Operation is disabled. Read operations to any memory location will return the programming status. Once programming is complete, the user must issue a Read/Reset command to return the device to normal operation. Once the Password is written and verified, the Password Mode Locking Bit must be set in order to prevent verification. The Password Program Command is only capable of programming "0"s. Programming a "1" after a cell is programmed as a "0" results in a time-out by the Embedded Program Algorithm™ with the cell remaining as a "0". The password is all ones when shipped from the factory. All 64-bit password combinations are valid as a password.

# **Password Verify Command**

The Password Verify Command is used to verify the Password. The Password is verifiable only when the Password Mode Locking Bit is not programmed. If the Password Mode Locking Bit is programmed and the user attempts to verify the Password, the device will always drive all F's onto the DQ data bus.

The Password Verify command is permitted if the SecSi sector is enabled. Also, the device will not operate in Simultaneous Operation when the Password Verify command is executed. Only the password is returned regardless of the bank address. The lower two address bits (A1-A0) are valid during the Password Verify. Writing the Read/Reset command returns the device back to normal operation.

# Password Protection Mode Locking Bit Program Command

The Password Protection Mode Locking Bit Program Command programs the Password Protection Mode Locking Bit, which prevents further verifies or updates to the Password. Once programmed, the Password Protection Mode Locking Bit cannot be erased! If the Password Protection Mode Locking Bit is verified as program without margin, the Password Protection Mode Locking Bit Program command can be executed to improve the program margin. Once the Password Protection Mode Locking Bit is programmed, the Persistent Sector Protection Locking Bit program circuitry is disabled, thereby forcing the device to remain in the Password Protection mode. Exiting the Mode Locking Bit Program command is accomplished by writing the Read/Reset command.

# Persistent Sector Protection Mode Locking Bit Program Command

The Persistent Sector Protection Mode Locking Bit Program Command programs the Persistent Sector Protection Mode Locking Bit, which prevents the Password Mode Locking Bit from ever being programmed. If the Persistent Sector Protection Mode Locking Bit is verified as programmed without margin, the Persistent Sector Protection Mode Locking Bit Program Command should be reissued to improve program margin. By disabling the program circuitry of the Password Mode Locking Bit, the device is forced to remain in the Persistent Sector Protection mode of operation, once this bit is set. Exiting the Persistent Protection Mode Locking Bit Program command is accomplished by writing the Read/Reset command.

# SecSi Sector Protection Bit Program Command

The SecSi Sector Protection Bit Program Command programs the SecSi Sector Protection Bit, which prevents the SecSi sector memory from being cleared. If the SecSi Sector Protection Bit is verified as programmed without margin, the SecSi Sector Protection Bit Program Command should be reissued to improve program margin. Exiting the V<sub>CC</sub>-level SecSi Sector Protection Bit Program Command is accomplished by writing the Read/Reset command.

# **PPB Lock Bit Set Command**

The PPB Lock Bit Set command is used to set the PPB Lock bit if it is cleared either at reset or if the Password Unlock command was successfully executed. There is no PPB Lock Bit Clear command. Once the PPB Lock Bit is set, it cannot be cleared unless the device is taken through a power-on clear or the Password Unlock command is executed. Upon setting the PPB Lock Bit, the PPBs are latched into the DYBs. If the Password Mode Locking Bit is set, the PPB Lock Bit status is reflected as set, even after a power-on reset cycle. Exiting the PPB Lock Bit Set command is accomplished by writing the Read/Reset command (only in the Persistent Protection Mode).

### **DYB Write Command**

The DYB Write command is used to set or clear a DYB for a given sector. The high order address bits A22-A12 for PDL127 and (A21-A12) for PDL129H are issued at the same time as the code 01h or 00h on DQ7-DQ0. All other DQ data bus pins are ignored during the data write cycle. The DYBs are modifiable at any time, regardless of the state of the PPB or PPB Lock Bit. The DYBs are cleared at power-up or hardware reset. Exiting the DYB Write command is accomplished by writing the Read/Reset command.



### **Password Unlock Command**

The Password Unlock command is used to clear the PPB Lock Bit so that the PPBs can be unlocked for modification, thereby allowing the PPBs to become accessible for modification. The exact password must be entered in order for the unlocking function to occur. This command cannot be issued any faster than 2  $\mu s$  at a time to prevent a hacker from running through all 64-bit combinations in an attempt to correctly match a password. If the command is issued before the 2  $\mu s$  execution window for each portion of the unlock, the command will be ignored.

Once the Password Unlock command is entered, the RY/BY# indicates that the device is busy. Approximately 1 µs is required for each portion of the unlock. Once the first portion of the password unlock completes (RY/BY# is not low or DQ6 does not toggle when read), the next part of the password is written. The system must thus monitor RY/BY# or the status bits to confirm when to write the next portion of the password. Seven cycles are required to successfully clear the PPB Lock Bit.

# **PPB Program Command**

The PPB Program command is used to program, or set, a given PPB. Each PPB is individually programmed (but is bulk erased with the other PPBs). The specific sector address (A21–A12) are written at the same time as the program command 60h with A6 = 0. If the PPB Lock Bit is set and the corresponding PPB is set for the sector, the PPB Program command will not execute and the command will time-out without programming the PPB.

After programming a PPB, two additional cycles are needed to determine whether the PPB has been programmed with margin. If the PPB has been programmed without margin, the program command should be reissued to improve the program margin. Also note that the total number of PPB program/erase cycles is limited to 100 cycles. Cycling the PPBs beyond 100 cycles is not guaranteed.

The PPB Program command does not follow the Embedded Program algorithm.

### **All PPB Erase Command**

The All PPB Erase command is used to erase all PPBs in bulk. There is no means for individually erasing a specific PPB. Unlike the PPB program, no specific sector address is required. However, when the PPB erase command is written all Sector PPBs are erased in parallel. If the PPB Lock Bit is set the ALL PPB Erase command will not execute and the command will time-out without erasing the PPBs. After erasing the PPBs, two additional cycles are needed to

determine whether the PPB has been erased with margin. If the PPBs has been erased without margin, the erase command should be reissued to improve the program margin.

It is the responsibility of the user to preprogram all PPBs prior to issuing the All PPB Erase command. If the user attempts to erase a cleared PPB, over-erasure may occur making it difficult to program the PPB at a later time. Also note that the total number of PPB program/erase cycles is limited to 100 cycles. Cycling the PPBs beyond 100 cycles is not guaranteed.

### **DYB Write Command**

The DYB Write command is used for setting the DYB, which is a volatile bit that is cleared at reset. There is one DYB per sector. If the PPB is set, the sector is protected regardless of the value of the DYB. If the PPB is cleared, setting the DYB to a 1 protects the sector from programs or erases. Since this is a volatile bit, removing power or resetting the device will clear the DYBs. The bank address is latched when the command is written.

### **PPB Lock Bit Set Command**

The PPB Lock Bit set command is used for setting the DYB, which is a volatile bit that is cleared at reset. There is one DYB per sector. If the PPB is set, the sector is protected regardless of the value of the DYB. If the PPB is cleared, setting the DYB to a 1 protects the sector from programs or erases. Since this is a volatile bit, removing power or resetting the device will clear the DYBs. The bank address is latched when the command is written.

### **PPB Status Command**

The programming of the PPB for a given sector can be verified by writing a PPB status verify command to the device.

## **PPB Lock Bit Status Command**

The programming of the PPB Lock Bit for a given sector can be verified by writing a PPB Lock Bit status verify command to the device.

### Sector Protection Status Command

The programming of either the PPB or DYB for a given sector or sector group can be verified by writing a Sector Protection Status command to the device.

Note that there is no single command to independently verify the programming of a DYB for a given sector group.

### **Command Definitions Tables**

**Table 16. Memory Array Command Definitions** 

		es	Bus Cycles (Notes 1–4)											
Command (	Notes)	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (5)	Read (5)		RA	RD										
Reset (6)		1	XXX	F0										
	Manufacturer ID	4	555	AA	2AA	55	555	90	(BA)X00	01				
	Device ID (10)	6	555	AA	2AA	55	555	90	(BA)X01	7E	(BA)X0E	(Note 10)	(BA)X0F	00
Autoselect (Note 7)	SecSi Sector Factory Protect (8)	4	555	AA	2AA	55	555	90	X03	(see note 8)				
(********)	Sector Group Protect Verify (9)	4	555	AAA	2AA	55	555	90	(SA)X02	XX00/ XX01				
Program	•	4	555	AA	2AA	55	555	A0	PA	PD				
Chip Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase	Э	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Program/Era	se Suspend (11)	1	BA	B0										
Program/Era	se Resume (12)	1	BA	30										
CFI Query (	13)	1	55	98										
Accelerated	Program (15)	2	XX	A0	PA	PD								
Unlock Bypa	iss Entry (15)	3	555	AA	2AA	55	555	20						
Unlock Bypass Program (15)		2	XX	A0	PA	PD								
Unlock Bypass Erase (15)		2	XX	80	XX	10								
Unlock Bypa	ss CFI (13, 15)	1	XX	98										
Unlock Bypa	iss Reset (15)	2	XXX	90	XXX	00								

#### Legend:

BA = Address of bank switching to autoselect mode, bypass mode, or erase operation. Determined by A22:A20, (A21:A20 for PDL129) see Tables 4 and 5 for more detail.

PA = Program Address (A22:A0) (A21:A0 for PDL129). Addresses latch on falling edge of WE# or CE#f1/CE#f2 (PDL129 only) pulse, whichever happens later.

PD = Program Data (DQ15:DQ0) written to location PA. Data latches on rising edge of WE# or CE#f1/CE#f2 (PDL129 only) pulse, whichever happens first.

RA = Read Address (A22:A0) (A21:A0 for PDL129).

RD = Read Data (DQ15:DQ0) from location RA.

SA = Sector Address (A22:A12) (A21:A12 for PDL129) for verifying (in autoselect mode) or erasing.

WD = Write Data. See "Configuration Register" definition for specific write data. Data latched on rising edge of WE#.

X = Don't care

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- Shaded cells in table denote read cycles. All other cycles are write operations.
- During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than A11 (except where BA is required) and data bits higher than DQ7 are don't cares.
- No unlock or command cycles required when bank is reading array data.
- The Reset command is required to return to reading array (or to erase-suspend-read mode if previously in Erase Suspend) when bank is in autoselect mode, or if DQ5 goes high (while bank is providing status information).
- Fourth cycle of autoselect command sequence is a read cycle. System must provide bank address to obtain manufacturer ID or device ID information. See Autoselect Command Sequence section for more information.

- The data is C0h for factory or customer locked and 80h for factory locked.
- 9. The data is 00h for an unprotected sector group and 01h for a protected sector group.
- 10. Device ID must be read across cycles 4, 5, and 6. 20 for Am29PDL127H and 21 for Am29PDL129H.
- 11. System may read and program in non-erasing sectors, or enter autoselect mode, when in Program/Erase Suspend mode. Program/Erase Suspend command is valid only during a sector erase operation, and requires bank address.
- 12. Program/Erase Resume command is valid only during Erase Suspend mode, and requires bank address.
- 13. Command is valid when device is ready to read array data or when device is in autoselect mode.
- WP#/ACC must be at V<sub>ID</sub> during the entire operation of command.
- Unlock Bypass Entry command is required prior to any Unlock Bypass operation. Unlock Bypass Reset command is required to return to the reading array.



#### **Table 17. Sector Protection Command Definitions**

Command	Bus Cycles (Notes 1-4)														
(Notes)	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset	1	XXX	F0												
SecSi Sector Entry	3	555	AA	2AA	55	555	88								
SecSi Sector Exit	4	555	AA	2AA	55	555	90	XX	00						
SecSi Protection Bit Program (5, 6)	6	555	AA	2AA	55	555	60	OW	68	OW	48	OW	RD(0)		
SecSi Protection Bit Status	5	555	AA	2AA	55	555	60	OW	48	OW	RD(0)				
Password Program (5, 7, 8)	4	555	AA	2AA	55	555	38	XX[0-3]	PD[0-3]						
Password Verify (6, 8, 9)	4	555	AA	2AA	55	555	C8	PWA[0-3]	PWD[0-3]						
Password Unlock (7, 10, 11)	7	555	AA	2AA	55	555	28	PWA[0]	PWD[0]	PWA[1]	PWD[1]	PWA[2]	PWD[2]	PWA[3]	PWD[3]
PPB Program (5, 6, 12, 17)	6	555	AA	2AA	55	555	60	(SA)WP	68	(SA)WP	48	(SA)WP	RD(0)		
PPB Status	5	555	AA	2AA	55	555	60	(SA)WP	48	(SA)WP	RD (0)				
All PPB Erase (5, 6, 13, 14)	6	555	AA	2AA	55	555	60	WP	60	(SA)	40	(SA)WP	RD(0)		
PPB Lock Bit Set (17)	3	555	AA	2AA	55	555	78								
PPB Lock Bit Status (15)	4	555	AA	2AA	55	555	58	SA	RD(1)						
DYB Write (7)	4	555	AA	2AA	55	555	48	SA	X1						
DYB Erase (7)	4	555	AA	2AA	55	555	48	SA	X0						
DYB Status (6, 18)	4	555	AA	2AA	55	555	58	SA	RD(0)						
PPMLB Program (5, 6, 12)	6	555	AA	2AA	55	555	60	PL	68	PL	48	PL	RD(0)		
PPMLB Status (5)	5	555	AA	2AA	55	555	60	PL	48	PL	RD(0)				_
SPMLB Program (5, 6, 12)	6	555	AA	2AA	55	555	60	SL	68	SL	48	SL	RD(0)		_
SPMLB Status (5)	5	555	AA	2AA	55	555	60	SL	48	SL	RD(0)			_	

#### Legend:

DYB = Dynamic Protection Bit

OW = Address (A7:A0) is (00011010)

PD[3:0] = Password Data (1 of 4 portions)

PPB = Persistent Protection Bit

PWA = Password Address. A1:A0 selects portion of password.

PWD = Password Data being verified.

PL = Password Protection Mode Lock Address (A7:A0) is (00001010)

 $RD(0) = Read\ Data\ DQ0\ for\ protection\ indicator\ bit.$ 

RD(1) = Read Data DQ1 for PPB Lock status.

SA = Sector Address where security command applies. Address bits A21:A12 uniquely select any sector.

SL = Persistent Protection Mode Lock Address (A7:A0) is (00010010)

WP = PPB Address (A7:A0) is (00000010) (NoteTable.16 30535a1.fm)

X = Don't care

PPMLB = Password Protection Mode Locking Bit

SPMLB = Persistent Protection Mode Locking Bit

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- Shaded cells in table denote read cycles. All other cycles are write operations.
- During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than A11 (except where BA is required) and data bits higher than DQ7 are don't cares
- 5. The reset command returns device to reading array.
- 6. Cycle 4 programs the addressed locking bit. Cycles 5 and 6 validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0 in cycle 6, program command must be issued and verified again.
- 7. Data is latched on the rising edge of WE#.
- Entire command sequence must be entered for each portion of password.
- 9. Command sequence returns FFh if PPMLB is set.

- The password is written over four consecutive cycles, at addresses 0-3.
- 11. A 2 µs timeout is required between any two portions of password.
- 12. A 100 μs timeout is required between cycles 4 and 5.
- 13. A 1.2 ms timeout is required between cycles 4 and 5.
- 14. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been fully erased when DQ0 = 0. If DQ0 = 1 in cycle 6, erase command must be issued and verified again. Before issuing erase command, all PPBs should be programmed to prevent PPB overerasure.
- 15. DQ1 = 1 if PPB locked, 0 if unlocked.
- 16. For PDL128G and PDL640G, the WP address is 0111010. The EP address (PPB Erase Address) is 1111010.
- 17. Following the final cycle of the command sequence, the user must write the first three cycles of the Autoselect command and then write a Reset command.
- 18. If checking the DYB status of sectors in multiple banks, the user must follow Note 17 before crossing a bank boundary.

### WRITE OPERATION STATUS

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 18 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

# **DQ7: Data# Polling**

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then that bank returns to the read mode.


During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 400  $\mu s$ , then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ15–DQ0 on the *following* read cycles. Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ15–DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the

program or erase operation and DQ7 has valid data, the data outputs on DQ15-DQ0 may be still invalid. Valid data on DQ15-DQ0 will appear on successive read cycles.

Table 18 shows the outputs for Data# Polling on DQ7. Figure 6 shows the Data# Polling algorithm. Figure 6 in the Flash AC Characteristics section shows the Data# Polling timing diagram.



- VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 6. Data# Polling Algorithm

# RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to  $V_{CC}$ .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 18 shows the outputs for RY/BY#.

# DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE#f1 to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 400  $\mu s$ , then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1  $\mu$ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 18 shows the outputs for Toggle Bit I on DQ6. Figure 7 shows the toggle bit algorithm. Figure 21 in the "Flash AC Characteristics" section shows the toggle bit timing diagrams. Figure 22 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.



**Note:** The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.

Figure 7. Toggle Bit Algorithm

# DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE#f1 to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 18 to compare outputs for DQ2 and DQ6.

Figure 7 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 21 shows the toggle bit timing diagram. Figure 22 shows the differences between DQ2 and DQ6 in graphical form.

# Reading Toggle Bits DQ6/DQ2

Refer to Figure 7 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 7).

# **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

### **DQ3: Sector Erase Timer**

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 18 shows the status of DQ3 relative to the other status bits.



## Table 18. Write Operation Status

	Status	DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#	
Standard	Embedded Progra	am Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase	Algorithm	0	Toggle	0	1	Toggle	0
Erase	Erase-Suspend-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-P	rogram	DQ7#	Toggle	0	N/A	N/A	0

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature Plastic Packages
Ambient Temperature with Power Applied40°C to +85°C
Voltage with Respect to Ground
$V_{CC}f$ , $V_{CC}s$ (Note 1)0.5 V to +4.0 V
RESET# (Note 2)0.5 V to +12.5 V
WP#/ACC0.5 V to +10.5 V
All other pins (Note 1)0.5 V to V <sub>CC</sub> +0.5 V
Output Short Circuit Current (Note 3) 200 mA
Notes:

### Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V<sub>CC</sub> +0.5 V. See Figure 8. During voltage transitions, input or I/O pins

may overshoot to  $V_{CC}$  +2.0 V for periods up to 20 ns. See Figure 9.

 Minimum DC input voltage on pins RESET#, and WP#/ ACC is -0.5 V. During voltage transitions, WP#/ACC, and RESET# may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 8. Maximum DC input voltage on pin RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns. Maximum DC input voltage on WP#/ ACC is +9.5 V which may overshoot to +12.0 V for periods up to 20 ns.

No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 8. Maximum Negative Overshoot Waveform




Figure 9. Maximum Positive Overshoot Waveform

### **OPERATING RANGES**

### Industrial (I) Devices

Ambient Temperature  $(T_A) \dots -40^{\circ}C$  to  $+85^{\circ}C$ 

# V<sub>CC</sub>f/V<sub>CC</sub>s Supply Voltages

 $V_{CC}f/V_{CC}s$  for standard voltage range . . 2.7 V to 3.3 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



# DC CHARACTERISTICS CMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	Min	Тур	Max	Unit	
ILI	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$			±1.0	μΑ	
I <sub>LIT</sub>	A9, OE#, RESET# Input Load Current	$V_{CC} = V_{CC \text{ max}}; V_{ID} = 12.5 \text{ V}$	,			35	μA
I <sub>LR</sub>	Reset Leakage Current	$V_{CC} = V_{CC \text{ max}}; V_{ID} = 12.5 \text{ V}$	,			35	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , OE# = $V_{CC}$	V <sub>IH</sub>			±1.0	μΑ
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current (Notes Table.1 30535a1.fm, 2, 3)	OE# = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC max</sub> (Note 1)	5 MHz 10 MHz		20 45	30 55	mA
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (Notes Table.1 30535a1.fm, 3, 4)	OE# = V <sub>IH</sub> , WE# = V <sub>IL</sub>			15	25	mA
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (Note 3)	CE#f1, CE#f2 (PDL129 only RESET#, WP/ACC# = V <sub>IO</sub> ±		1	5	μA	
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current (Note 3)	RESET# = $V_{SS} \pm 0.3 \text{ V, CE}$		1	5	μA	
I <sub>CC5</sub>	Automatic Sleep Mode (Notes 3, 5)	$V_{IH} = V_{IO} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V}, \text{ CE#} = V_{S}$	s		1	5	μΑ
I <sub>CC6</sub>	V <sub>CC</sub> Active Read-While-Program Current (Notes 1, 2, 3)	OE# = V <sub>IH</sub>	Word		21	45	mA
I <sub>CC7</sub>	V <sub>CC</sub> Active Read-While-Erase Current (Notes 1, 2, 3)	OE# = V <sub>IH</sub>	Word		21	45	mA
I <sub>CC8</sub>	V <sub>CC</sub> Active Program-While-Erase- Suspended Current (Notes 1, 3, 6)	OE# = V <sub>IH</sub>			17	25	mA
V <sub>IL</sub>	Input Low Voltage	V <sub>IO</sub> = 2.7–3.6 V		-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage	V <sub>IO</sub> = 2.7–3.6 V		2.0		V <sub>CC</sub> +0.3	V
V <sub>HH</sub>	Voltage for ACC Program Acceleration	$V_{CC} = 3.0 \text{ V} \pm 10\%$		8.5		9.5	V
V <sub>ID</sub>	Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.0 V ± 10%	11.5		12.5	٧	
V <sub>OL</sub>	Output Low Voltage	$I_{OL}$ = 2.0 mA, $V_{CC}$ = $V_{CC min}$	n			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC} \text{ r}$	nin	2.4			V
$V_{LKO}$	Low V <sub>CC</sub> Lock-Out Voltage (Note 6)			2.3		2.5	V

- 1. Valid CE#f1/CE#f2 conditions (PDL129 only): (CE#f1=  $V_{IL}$ , CE#f2=  $V_{IH}$ ) or (CE#f1=  $V_{IH}$ , CE#f2=  $V_{IL}$ )
- 2. The I<sub>CC</sub> current listed is typically less than 5 mA/MHz, with OE# at V<sub>II</sub>.
- 3. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CCmax}$ .
- 4. I<sub>CC</sub> active while Embedded Erase or Embedded Program is in progress.
- Automatic sleep mode enables the low power mode when addresses remain stable for t<sub>ACC</sub> + 150 ns. Typical sleep mode current is 1 μA.
- 6. Not 100% tested.

# pSRAM DC & OPERATING CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
ILI	Input Leakage Current	$V_{IN} = V_{SS}$ to $V_{CC}$			0.5	μΑ
I <sub>LO</sub>	Output Leakage Current	OE# = V <sub>IH</sub> or Chip Disabled			0.5	μΑ
I <sub>CC1</sub> s	Operating Current	$V_{CC} = V_{CC \text{ Max}}, V_{IN} = V_{IH}/V_{IL}$ Chip Enabled, $I_{OUT} = 0$ $t_{RC} = Min$			25	mA
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = -2.0 \text{ mA}$			0.2	٧
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = 0.2 mA	V <sub>CC</sub> - 0.2			٧
I <sub>SB</sub>	Standby Current (CMOS)	$V_{IN} = V_{CC}$ or 0 V Chip Disabled $t_A = 85C$ , $V_{CC} = 3.0$ V			80	μА
$V_{IL}$	Input Low Voltage		-0.3		0.6	V
V <sub>IH</sub>	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	V



# **TEST CONDITIONS**




Figure 10. Test Setup,  $V_{IO} = 2.7 - 3.3 \text{ V}$ 

Table 19. Test Specifications

Test Condition	66, 70	Unit	
Output Load	1 TTL gate		
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	pF	
Input Rise and Fall Times	5	ns	
Input Pulse Levels	0.0–3.0	V	
Input timing measurement reference levels	1.5	V	
Output timing measurement reference levels	1.5	V	

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS			
	Steady				
	Cha	anging from H to L			
_////	Cha	anging from L to H			
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown			
<u></u> >>>	Does Not Apply	Center Line is High Impedance State (High Z)			

KS000010-PAL




Figure 11. Input Waveforms and Measurement Levels

# **pSRAM AC CHARACTERISTICS**

# **CE#1ps Timing**

Paran	neter		Test Setup		AllSpeeds	Unit
JEDEC	Std	Description	rest Setup	•	All Speeds	Oilit
_	t <sub>CCR</sub>	CE#1ps Recover Time	_	Min	0	ns




Figure 12. Timing Diagram for Alternating Between Pseudo SRAM and Flash



# Read-Only Operations – Am29PDL127H

Param	neter					Speed Options		
JEDEC	Std.	Description		Test Setup		66	70	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note 1)			Min	65	70	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	ddress to Output Delay		Max	65	70	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Delay		OE# = V <sub>IL</sub>	Max	65	70	ns
	t <sub>PACC</sub>	Page Access Time			Max	25	30	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Dela	ay		Max	25	30	ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High 2	(Note 1, 3)		Max	1	6	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output High	z (Notes 1, 3)		Max	1	6	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From Addr OE#, Whichever Occurs First	*		Min		5	ns
		Output Enable Hold Time	Read		Min	(	)	ns
	t <sub>OEH</sub>	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	1	0	ns

#### Notes:

- 1. Not 100% tested.
- 2. See Figure 10 and Table 19 for test specifications
- Measurements performed by placing a 50 ohm termination on the data pin with a bias of V<sub>CC</sub>/2. The time from OE# high to the data bus driven to V<sub>CC</sub>/2 is taken as t<sub>DF</sub>

# Read-Only Operations – Am29PDL129H

Param	neter					Speed	Options	
JEDEC	Std.	Description		Test Setup		66	70	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note 1)			Min	65	70	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay (No	ddress to Output Delay (Note 3)		Max	65	70	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Delay	(Note 4)	OE# = V <sub>IL</sub>	Max	65	70	ns
	t <sub>PACC</sub>	Page Access Time			Max	25	70	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Dela	ay		Max	25	30	ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High 2	Z (Notes 1, 5, 6)		Max	1	6	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output High	h Z (Notes 1, 5)		Max	1	6	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From Addror OE#, Whichever Occurs F			Min	,	5	ns
		Output Enable Hold Time	Read		Min	(	0	ns
	t <sub>OEH</sub>	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	1	0	ns

- 1. Not 100% tested.
- 2. See Figure 10 and Table 19 for test specifications
- 3. Valid CE#f1/CE#f2 conditions: (CE#f1=  $V_{\rm IL}$ , CE#f2=  $V_{\rm IH}$ ) or (CE#f1=  $V_{\rm IH}$ , CE#f2= $V_{\rm IL}$ ).
- 4. Valid CE#f1/CE#f2 transitions: (CE#f1= CE#f2=  $V_{IH}$ ) to (CE#f1=  $V_{IL}$ , CE#f2= $V_{IH}$ ) or (CE#f1=  $V_{IH}$ , CE#f2= $V_{IL}$ ).
- 5. Measurements performed by placing a 50 ohm termination on the data pin with a bias of  $V_{CC}/2$ . The time from OE# high to the data bus driven to  $V_{CC}/2$  is taken as  $t_{DF}$
- 6. Valid CE#f1/CE#f2 transitions: (CE#f1=  $V_{IL}$ , CE#f2=  $V_{IH}$ ) or (CE#f1=  $V_{IH}$ , CE#f2= $V_{IL}$ ) to (CE#f1= CE#f2=  $V_{IH}$ ).




Figure 13. Read Operation Timings





Figure 14. Page Read Operation Timings


**Notes:** During CE#f1 transitions, CE#f2=  $V_{IH}$ ; During CE#f2 transitions, CE#f1=  $V_{IH}$ 



# **Hardware Reset (RESET#)**

Paran	neter				
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>Ready</sub>	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μs
	t <sub>Ready</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width	Min	500	ns
	t <sub>RH</sub>	Reset High Time Before Read (See Note)	Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode	Min	20	μs
	t <sub>RB</sub>	RY/BY# Recovery Time	Min	0	ns





Reset Timings during Embedded Algorithms





Figure 15. Reset Timings

# **Erase and Program Operations**

Parameter					Spe	ed	
JEDEC	Std	Description			66	70	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min	65	70	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		Min	C	0	
	t <sub>ASO</sub>	Address Setup Time to OE# low during tog	gle bit polling	Min	1	5	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time		Min	3	5	ns
	t <sub>AHT</sub>	Address Hold Time From CE#1f or OE# hig during toggle bit polling	h	Min	(	)	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time		Min	3	0	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time		Min	C	)	ns
	t <sub>OEPH</sub>	Output Enable High during toggle bit polling	I	Min	1	0	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)		Min	0		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time (CE#f1 to WE#)		Min	C	)	ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE#f1 Setup Time		Min	C	)	ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time (CE#f1 to WE#)		Min	C	)	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE#f1 Hold Time		Min	C	)	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width		Min	4	0	ns
t <sub>WHDL</sub>	t <sub>WPH</sub>	Write Pulse Width High		Min	2	5	ns
	t <sub>SR/W</sub>	Latency Between Read and Write Operatio	ns	Min	C	)	ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Note 2)	Word	Тур	6	3	μs
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Accelerated Programming Operation, Word or Byte (Note 2)		Тур	2	ļ	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		Тур	0.	5	sec
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)		Min	5	0	μs
	t <sub>RB</sub>	Write Recovery Time from RY/BY#		Min	(	)	ns
	t <sub>BUSY</sub>	Program/Erase Valid to RY/BY# Delay		Max	9	0	ns

- 1. Not 100% tested.
- 2. See the "Flash Erase And Programming Performance" section for more information.





- 1.  $PA = program \ address, \ PD = program \ data, \ D_{OUT}$  is the true data at the program address.
- 2. Illustration shows device in word mode.
- 3. For PDL129 during CE#f1 transitions the other CE#f1 pin =  $V_{IH}$ .

Figure 16. Program Operation Timings





Figure 17. Accelerated Program Timing Diagram



- 1. SADD = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Flash Write Operation Status".
- 2. For PDL129 during CE#f1 transitions the other CE#f1 pin =  $V_{IH}$ .

Figure 18. Chip/Sector Erase Operation Timings








Figure 19. Back-to-back Read/Write Cycle Timings




**Note:** VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 20. Data# Polling Timings (During Embedded Algorithms)



**Note:** VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 21. Toggle Bit Timings (During Embedded Algorithms)



**Note:** DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE#f1 to toggle DQ2 and DQ6.

Figure 22. DQ2 vs. DQ6



# **Temporary Sector Unprotect**

Parameter					
JEDEC	Std	td Description		All Speed Options	Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time (See Note)	Min	500	ns
	t <sub>VHH</sub>	V <sub>HH</sub> Rise and Fall Time (See Note)	Min	250	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs
	t <sub>RRB</sub>	RESET# Hold Time from RY/BY# High for Temporary Sector Unprotect	Min	4	μs

Note: Not 100% tested.





Figure 23. Temporary Sector Unprotect Timing Diagram



- 1. For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0, SADD = Sector Address.
- 2. For PDL129 during CE#f1 transitions the other CE#f1 pin =  $V_{IH}$ .

Figure 24. Sector/Sector Block Protect and Unprotect Timing Diagram




# **Alternate CE#f1 Controlled Erase and Program Operations**

Parar	neter				Spe		
JEDEC	Std	Description			66	70	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min	66	70	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		Min	(	)	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time		Min	3	5	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time		Min	3	0	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time		Min	(	)	ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)		Min	(	)	ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time		Min	(	)	ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time		Min	(	)	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE#f1 Pulse Width		Min	4	0	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE#f1 Pulse Width High		Min	2	5	ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Note 2)	Word	Тур	(	6	μs
twhwh1	t <sub>WHWH1</sub>	Accelerated Programming Operation, Word or Byte (Note 2)		Тур	4	1	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		Тур	0	.4	sec

<sup>1.</sup> Not 100% tested.

<sup>2.</sup> See the "Flash Erase And Programming Performance" section for more information.



- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SADD = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device.  $D_{OUT}$  is the data written to the device.

Figure 25. Flash Alternate CE#f1 Controlled Write (Erase/Program) Operation Timings




# **Power Up Time**

When powering up the SRAM, maintain  $V_{CC}s$  for 100  $\mu s$  minimum with CE#1s at  $V_{IH}$ .

# **Read Cycle**


Parameter	Bassaintian		Spe	eed	Unit
Symbol	Description		61	70	Unit
t <sub>RC</sub>	Read Cycle Time	Min	55	70	ns
t <sub>AA</sub>	Address Access Time	Max	55	70	ns
t <sub>CO1</sub> , t <sub>CO2</sub>	Chip Enable to Output	Max	55	70	ns
t <sub>OE</sub>	Output Enable Access Time	Max	30 35		ns
t <sub>BA</sub>	LB#s, UB#s to Access Time	Max	55	70	ns
$t_{LZ1}, t_{LZ2}$	Chip Enable (CE1#s Low and CE2s High) to Low-Z Output	Min	Ę	5	ns
t <sub>BLZ</sub>	UB#, LB# Enable to Low-Z Output	Min	į	5	ns
t <sub>OLZ</sub>	Output Enable to Low-Z Output	Min	į	5	ns
t <sub>HZ</sub>	Chip Disable to High-Z Output	Max	2	5	ns
t <sub>BHZ</sub>	UB#s, LB#s Disable to High-Z Output	Max	25		ns
t <sub>OHZ</sub>	Output Disable to High-Z Output	Max	25		ns
t <sub>OH</sub>	Output Data Hold from Address Change	Min	1	0	ns



- 1.  $CE1\#s = OE\# = V_{IL}$ ,  $CE2s = WE\# = V_{IH}$ , UB#s and/or  $LB\#s = V_{IL}$
- 2. Do not access device with cycle timing shorter than  $t_{RC}$  for continuous periods < 10  $\mu$ s.

Figure 26. Pseudo SRAM Read Cycle—Address Controlled

# **Read Cycle**




- 1.  $WE# = V_{IH}$ .
- 2. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 3. At any given temperature and voltage condition, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) both for a given device and from device to device interconnection.
- 4. Do not access device with cycle timing shorter than  $t_{RC}$  for continuous periods < 10  $\mu$ s.

Figure 27. Pseudo SRAM Read Cycle


# **Write Cycle**

Parameter	Description		Spe	eed	Unit
Symbol	Description		61	70	Unit
t <sub>WC</sub>	Write Cycle Time	Min	55	70	ns
t <sub>Cw</sub>	Chip Enable to End of Write	Min	50	55	ns
t <sub>AS</sub>	Address Setup Time	Min	(	)	ns
t <sub>AW</sub>	Address Valid to End of Write	Min	50	55	ns
t <sub>BW</sub>	UB#s, LB#s to End of Write	Min	50	55	ns
t <sub>WP</sub>	Write Pulse Time	Min	50	55	ns
t <sub>WR</sub>	Write Recovery Time	Min	(	)	ns
t <sub>WHZ</sub>	Write to Output High-Z	Max	2	5	ns
t <sub>DW</sub>	Data to Write Time Overlap	Min	25		ns
t <sub>DH</sub>	Data Hold from Write Time	Min	0		ns
t <sub>OW</sub>	End Write to Output Low-Z	Min	Ę	5	ns



- 1. WE# controlled.
- 2.  $t_{CW}$  is measured from CE1#s going low to the end of write.
- 3. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CE1#s or WE# going high.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 5. A write occurs during the overlap (t<sub>WP</sub>) of low CE#1s and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.


Figure 28. Pseudo SRAM Write Cycle—WE# Control



- 1. CE1#s controlled.
- 2.  $t_{CW}$  is measured from CE1#s going low to the end of write.
- 3.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as CE1#s or WE# going high.
- 4. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 5. A write occurs during the overlap (t<sub>WP</sub>) of low CE1#s and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.

Figure 29. Pseudo SRAM Write Cycle—CE1#s Control





- 1. UB#s and LB#s controlled.
- 2. t<sub>CW</sub> is measured from CE1#s going low to the end of write.
- 3. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CE1#s or WE# going high.
- 4. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 5. A write occurs during the overlap (t<sub>WP</sub>) of low CE#1s and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.

Figure 30. Pseudo SRAM Write Cycle— UB#s and LB#s Control

# **ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments	
Sector Erase Time	0.4	5	sec	Excludes 00h programming	
Chip Erase Time	108		sec	prior to erasure (Note 4)	
Word Program Time	6	210	μs	Excludes system level overhead (Note 5)	
Accelerated Word Program Time	4	120	μs		
Chip Program Time (Note 3)	50	200	sec		

#### Notes:

- 1. Typical program and erase times assume the following conditions:  $25^{\circ}$ C,  $3.0 \text{ V V}_{CC}$ , 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern. All values are subject to change.
- 2. Under worst case conditions of  $90^{\circ}$ C,  $V_{CC} = 2.7$  V, 1,000,000 cycles. All values are subject to change.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Tables Table 16 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.

## LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to V <sub>SS</sub> on all pins except I/O pins (including A9, OE#, and RESET#)	-1.0 V	12.5 V
Input voltage with respect to V <sub>SS</sub> on all I/O pins	-1.0 V	V <sub>CC</sub> + 1.0 V
V <sub>CC</sub> Current	–100 mA	+100 mA

**Note:** Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 3.0 \text{ V}$ , one pin at a time.

## PACKAGE PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	11	14	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	12	16	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	14	16	pF
C <sub>IN3</sub>	WP#/ACC Pin Capacitance	V <sub>IN</sub> = 0	17	20	pF

#### Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.


## **FLASH DATA RETENTION**

Parameter Description	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
INITION FAILETT DATA NETENTION TIME	125°C	20	Years



# PHYSICAL DIMENSIONS

# TLA073—73-Ball Fine-Pitch Grid Array 8 x 11.6 mm



PACKAGE	TLA 073				
JEDEC	N/A				
	11.60 mm X 8.00 mm PACKAGE		PACKAGE	NOTE	
SYMBOL	MIN.	NOM.	MAX.		
Α			1.20	PROFILE	
A1	0.20			BALL HEIGHT	
A2	0.81		0.97	BODY THICKNESS	
D	11.60 BSC			BODY SIZE	
E	8.00 BSC			BODY SIZE	
D1	8.80 BSC			MATRIX FOOTPRINT	
E1	7.20 BSC			MATRIX FOOTPRINT	
MD	12			MATRIX SIZE D DIRECTION	
ME	10			MATRIX SIZE E DIRECTION	
n		73		BALL COUNT	
Øb	0.33		0.43	BALL DIAMETER	
eЕ	0.80 BSC			BALL PITCH	
eD	0.80 BSC			BALL PITCH	
SD/SE	0.40 BSC			SOLDER BALL PLACEMENT	
	A2,A3,A4,A5,A6,A7,A8,A9 B2,B3,B4,B7,B8,B9 C2,C9,C10,D1,D10,E1,E10		3,B9 ,E1,E10	DEPOPULATED SOLDER BALLS	
	F5,F6,G5,G6,H1,H10,J1,J10 K1,K2,K9,K10,L2,L3,L4,L7,L8,L9 M2,M3,M4,M5,M6,M7,M8,M9				

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 5. SYMBOL "MD" IS THE BALL MATRIX IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX IN THE "E" DIRECTION. n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{E/2}$ 

- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. NOT USED.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

w053003-163814c

### **REVISION SUMMARY**

# Revision A (August 7, 2003)

Initial release.

# Revision A+1 (December 18, 2003)

# SecSi<sup>TM</sup> (Secured Silicon) Sector Flash Memory Region

Customer-Lockable Area: Added sector protection figure and changed figure reference in this section from Figure 1 to Figure 3.

### **Table 16. Sector Protection Command Definitions**

Corrected number of cycles for SecSi Protection Bit Status, PPMLB Status, and SPMLB Status from 4 to 5 cycles. For these command sequences, inserted a cycle before the final read cycle (RD0).

### **DC Characteristics**

Changed the Test Condition  $I_{OL}$  of  $V_{OL}$  to  $I_{OL}$  = 2.0 mA.

#### **Trademarks**

Copyright © 2003 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.