
6A595

ADVANCE INFORMATION

(Subject to change without notice) March 22, 2000



† Pulse duration $\leq 100 \ \mu$ s, duty cycle $\leq 2\%$.

Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges.

8-BIT SERIAL-INPUT, DMOS POWER DRIVER

The A6A595KA and A6A595KLB combine an 8-bit CMOS shift register and accompanying data latches, control circuitry, and DMOS power driver outputs. Power driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.

The serial-data input, CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Serial-data input rates are over 5 MHz. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial-data output enables cascade connections in applications requiring additional drive lines.

The A6A595 DMOS open-drain outputs are capable of sinking up to 500 mA. All of the output drivers are disabled (the DMOS sink drivers turned off) by the OUTPUT ENABLE input high.

The A6A595KA is furnished in a 20-pin dual in-line plastic package. The A6A595KLB is furnished in a 24-lead wide-body, small-outline plastic batwing package (SOIC) with gull-wing leads. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.


FEATURES

- 50 V Minimum Output Clamp Voltage
- 350 mA Output Current (all outputs simultaneously)
- 1 Ω Typical $r_{DS(on)}$
- Internal Short-Circuit Protection
- Low Power Consumption
- Replacements for TPIC6A595N and TPIC6A595DW

Always order by complete part number:

Part Number	Package	$R_{\theta JA}$	$R_{\theta JC}$	$R_{\theta JT}$
A6A595KA	20-pin DIP	55°C/W	25°C/W	—
A6A595KLB	24-lead SOIC	55°C/W	—	6°C/W






Power grounds must be connected together externally.




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 2000, Allegro MicroSystems, Inc.




Dwg. EP-010-10

LOGIC INPUTS



DMOS POWER DRIVER OUTPUT



SERIAL DATA OUT

TRUTH TABLE

Data	Clock	SI	nift F	Regis	ter C	onte	nts	Serial Data	Latch Contents				its	s Output		Output Contents						
	Input	I ₀	I ₁	l ₂		I ₆	I7	Output	Strobe	I ₀	I ₁	l ₂		I ₆	I7	Enable	I ₀	I ₁	l ₂		I ₆	I7
Н	Г	Н	R ₀	R ₁		R_5	R ₆	R ₆														
L	Г	L	R ₀	R ₁		R_5	R ₆	R ₆														
х	l	R ₀	R ₁	R_2		R_6	R ₇	R ₇														
		х	х	Х		х	х	Х	_	R ₀	R ₁	R_2		R_6	R ₇							
		P ₀	P ₁	P ₂		P_6	P ₇	P ₇	Ч	P ₀	P ₁	P_2		P_6	P ₇	L	P ₀	P ₁	P_2		P_6	P ₇
										х	Х	х		х	х	н	н	Η	н		Н	Н
L = Lo	L = Low Logic Level H = High Logic Level				X = Irre	elevant	P = F	Pres	ent S	tate	R =	Prev	ious State									


ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, t_{ir} = t_{if} \leq 10 ns (unless otherwise specified).

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Breakdown Voltage	V _{(BR)DSX}	I _O = 1 mA	50	—	—	V
Off-State Output	I _{DSX}	V _O = 40 V		0.1	1.0	μΑ
Current		V _O = 40 V, T _A = 125°C	_	0.2	5.0	μA
		I _O = 350 mA	_	1.0	1.5	Ω
On-State Resistance		I _O = 350 mA, T _A = 125°C	_	1.7	2.5	Ω
Source-to-Drain Diode Voltage	V _{SD}	I _F = 350 mA		1.0		V
Nominal Output Current	I _{O(nom)}	V _{DS(on)} = 0.5 V, T _A = 85°C	_	350		mA
Output Current	I _{O(chop)}	I_O at which chopping starts, T_C = 25°C	0.6	0.8	1.1	А
Logic Input Current	I _{IH}	V _I = V _{DD}		_	1.0	μΑ
	I _{IL}	V ₁ = 0		_	-1.0	μΑ
SERIAL-DATA	V _{OH}	I _{OH} = -20 μA	4.9	4.99	_	V
Output Voltage		I _{OH} = -4 mA	4.5	4.7	_	V
	V _{OL}	I _{OL} = 20 μA		0	0.1	V
		I _{OL} = 4 mA		0.3	0.5	V
Prop. Delay Time	t _{PLH}	I _O = 350 mA, C _L = 30 pF		100	_	ns
	t _{PHL}	I _O = 350 mA, C _L = 30 pF		60	_	ns
Output Rise Time	t _r	I _O = 350 mA, C _L = 30 pF		55		ns
Output Fall Time	t _f	I _O = 350 mA, C _L = 30 pF		40	_	ns
Supply Current	I _{DD(off)}	Outputs OFF		0.5	5.0	mA
	I _{DD(fclk)}	f_{clk} = 5 MHz, C_L = 30 pF, Outputs OFF		—	1.3	mA

Typical Data is at $V_{DD} = 5$ V and is for design information only.

NOTE — Pulse test, duration $\leq 100 \ \mu$ s, duty cycle $\leq 2\%$.






TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are V_{DD} and Ground)

LOGIC SYMBOL




Dwg. FP-043-2

Serial data present at the input is transferred to the shift register on the rising edge of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT.

Information present at any register is transferred to the respective latch on the rising edge of the STROBE input pulse (serial-to-parallel conversion).

When the OUTPUT ENABLE input is high, the output source drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TEST CIRCUITS



 $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$


Single-Pulse Avalanche Energy Test Circuit and Waveforms




TERMINAL DESCRIPTIONS


A6A595KA (DIP) Terminal No.	A6A595KLB (SOIC) Terminal No.	Terminal Name	Function
1-2	1-2	OUT ₂₋₃	Current-sinking, open-drain DMOS output terminals.
3	3	REGISTER CLEAR	When (active) low, the registers are cleared (set low).
4	4	OUTPUT ENABLE	When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
5-6	5-8	POWER GROUND	Reference terminal for output voltage measurements.
7	9	STROBE	Data strobe input terminal; shift register data is latched on rising edge.
8	10	CLOCK	Clock input terminal for data shift on rising edge.
9-12	11-14	OUT ₄₋₇	Current-sinking, open-drain DMOS output terminals.
13	15	SERIAL DATA OUT	CMOS serial-data output to the following shift register.
14	16	LOGIC GROUND	Reference terminal for input voltage measurements.
15-16	17-20	POWER GROUND	Reference terminal for output voltage measurements.
17	21	LOGIC SUPPLY	(V _{DD}) The logic supply voltage (typically 5 V).
18	22	SERIAL DATA IN	Serial-data input to the shift-register.
19-20	23-24	OUT ₀₋₁	Current-sinking, open-drain DMOS output terminals.

NOTE —Power grounds must be connected together externally.





Dimensions in Millimeters (for reference only)




NOTES:1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative
- 3. Lead thickness is measured at seating plane or below.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



NOTES: 1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
 - 3. Exact body and lead configuration at vendor's option within limits shown.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000