

ORCA® ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver

Introduction

Field-programmable system chips (FPSCs) bring a whole new dimension to programmable logic: FPGA logic and an embedded system solution on a single device. Agere Systems Inc. has developed a solution for designers who need the many advantages of FPGA-based design implementation, coupled with high-speed serial backplane data transfer. Built on the Series 4 reconfigurable embedded system-on-chips (SoC) architecture, the ORT8850 family is made up of backplane transceivers containing eight channels, each operating at up to 850 Mbits/s (6.8 Gbits/s when all eight channels are used) full-duplex synchronous interface, with built-in clock and data recovery (CDR) in standard-cell logic, along with up to 600K usable FPGA system gates. The CDR circuitry is a macrocell available from Agere's Smart Silicon macro library, and has already been implemented in numerous applications including ASICs, standard products, and FPSCs to create interfaces for SONET/SDH STS-3/ STM-1, STS-12/STM-4, STS-48/STM-16, and STS-192/STM-64 applications. With the addition of protocol and access logic such as protocol-independent framers, asynchronous transfer mode (ATM) framers, packet-over-SONET (POS) interfaces, and framers for HDLC for Internet protocol (IP), designers can build a configurable interface retaining proven backplane driver/receiver technology. Designers can also use the device to drive high-speed data transfer across buses within a system that are not SONET/SDH based. For example, designers can build a 6.8 Gbits/s PCI-to-PCI half bridge using our PCI soft core.

The ORT8850 family offers a clockless high-speed interface for interdevice communication, on a board or across a backplane. The built-in clock recovery of the ORT8850 allows for higher system performance, easier-to-design clock domains in a multiboard system, and fewer signals on the backplane. Network designers will benefit from the backplane transceiver as a network termination device. The backplane transceiver offers SONET scrambling/descrambling of data and streamlined SONET framing, pointer moving, and transport overhead handling, plus the programmable logic to terminate the network into proprietary systems. For non-SONET application, all SONET functionality is hidden from the user and no prior networking knowledge is required. The 8850 also offers 8B/10B coding in addition to SONET scrambling.

Also included on the device are three full-duplex, high-speed parallel interfaces, consisting of 8-bit data, control (such as start-of-cell), and clock. The interface delivers double data rate (DDR) data at rates up to 311 MHz (622 Mbits/s per pin), and converts this data internal to the device into 32-bit wide data running at half rate on one clock edge. Functions such as centering the transmit clock in the transmit data eye are done automatically by the interface. Applications delivered by this interface include a parallel backplane interface similar to the recently proposed *RapidlO*TM packet-based interface.

Table 1. ORCA® ORT8850 Family—Available FPGA Logic

Device	PFU Rows	PFU Columns	Total PFUs	FPGA User I/O	LUTs	EBR Blocks	EBR Bits (K)	Usable Gates (K)
ORT8850L	26	24	624	296	4,992	8	74	260—470
ORT8850H	46	44	2024	536	16,192	16	147	530—970

Note: The embedded core and interface are not included in the above gate counts. The usable gate counts range from a logic-only gate count to a gate count assuming 20% of the PFUs/SLICs being used as RAMs. The logic-only gate count includes each PFU/SLIC (counted as 108 gates/PFU), including 12 gates per LUT/FF pair (eight per PFU), and 12 gates per SLIC/FF pair (one per PFU). Each of the four PIO groups are counted as 16 gates (three FFs, fast-capture latch, output logic, CLK, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM (or 512 gates) per PFU. Embedded block RAM (EBR) is counted as four gates per bit plus each block has an additional 25K gates. 7K gates are used for each PLL and 50K gates for the embedded system bus and microprocessor interface logic. Both the EBR and PLLs are conservatively utilized in the gate calculations.

Table of Contents

Contents	Page	Contents	Page
Introduction	1	Powerdown Mode	33
Embedded Core Features (Serial)		STM Redundancy and Protection Switching .	
Embedded Core Features (Parallel)		LVDS Protection Switching	
Programmable FPGA Features		RapidIO Interface to Pi-Sched	
Programmable Logic System Features		Överview	
Description		Receive Cell Interface	
What Is an FPSC?		Transmit Cell Interface	36
FPSC Overview		Memory Map	
FPSC Gate Counting	7	Definition of Register Types	
FPGA/Embedded Core Interface		Absolute Maximum Ratings	
ORCA Foundry Development System		Recommended Operating Conditions	
FPSC Design Kit		Power Supply Decoupling LC Circuit	
FPGA Logic Overview		HSI Electrical and Timing Characteristics	
PLC Logic		Parallel RapidIO-like Interface Timing	
Programmable I/O		Characteristics	58
Routing	9	Embedded Core LVDS I/O	59
System-Level Features		LVDS Receiver Buffer Requirements	60
Microprocessor Interface		Input/Output Buffer Measurement Conditions	
System Bus	10	(on-LVDS Buffer)	61
Phase-Locked Loops	10	LVDS Buffer Characteristics	62
Embedded Block RAM	10	Termination Resistor	62
Configuration	11	LVDS Driver Buffer Capabilities	62
Additional Information	11	Pin Information	63
ORT8850 Overview	12	Package Pinouts	77
Device Layout	12	Package Thermal Characteristics Summary	
Backplane Transceiver Interface		ΘJA	105
HSI Interface		ΨJC	105
STM Macrocell		ΘJC	105
8B/10B Encoder/Decoder		ΘJB	
FPGA Interface		FPSC Maximum Junction Temperature	
Byte-Wide Parallel Interface		Package Thermal Characteristics	
FPSC Configuration		Package Coplanarity	
Generic Backplane Transceiver Application		Package Parasitics	
Synchronous Transfer Mode (STM)		Package Outline Diagrams	
8B/10B Mode		Terms and Definitions	
Backplane Transceiver Core Detailed Desc		Package Outline Drawings	
HSI Macro		352-Pin PBGA	
STM Transmitter (FPGA Æ Backplane)		680-Pin PBGAM	
STM Receiver (Backplane Æ FPGA)		Hardware Ordering Information	
8B/10B Transmitter (FPGA Æ Backplane)		Software Ordering Information	111
8B/10B Receiver (Backplane Æ FPGA)			
Pointer Mover Block (Backplane Æ FPGA			
Receive Bypass Options and FPGA Interf	ace33		

Table of Contents (continued)

List of Figures	Page	List of Tables	Page
Figure 1 ORCA ORT8850 Block Diagram	13	Table 1 ORCA ORT8850 Family—	
Figure 2 High-Level Diagram of ORT8850		Available FPGA Logic	1
Transceiver	14	Table 2 Transmitter TOH on LVDS Output	
Figure 3 8850 with 8B/10B Coding/Decoding	j18	(Transparent Mode)	22
Figure 4 HSI Functional Block Diagram		Table 3 Transmitter TOH on LVDS Output	
Figure 5 Byte Ordering of Input/Output Interf		(TOH Insert Mode)	22
in STS-12 Mode		Table 4 Receiver TOH (Output Parallel Bus)	25
Figure 6 SPE and C1J1 Functionality		Table 5 SPE and C1J1 Functionality	26
Figure 7 SPE Stuff Bytes		Table 6 Valid Special Characters	30
Figure 8 Interconnect of Streams for FIFO		Table 7 Valid Starting Positions for an STS-Mc	31
Figure 9 Example of Inter-STM Alignment		Table 8 RapidIO Signals to/from FPGA	37
Figure 10 Example of Intra-STM Alignment		Table 9 Signals Used as Register Bits	38
Figure 11 Example of Twin STS-12 Stream		Table 10 Structural Register Elements	39
Figure 12 Examples of Link Alignment		Table 11 Memory Map	40
Figure 13 Pointer Mover State Machine		Table 12 Memory Map Descriptions	
Figure 14 RapidIO Receive Cell Interface		Table 13 Absolute Maximum Ratings	55
Figure 15 RapidIO Transmit Cell Interface		Table 14 Recommended Operating Conditions	55
Figure 16 Sample Power Supply Filter Netwo		Table 15 Absolute Maximum Ratings	57
for Analog HSI Power Supply Pins		Table 16 Recommended Operating Conditions	57
Figure 17 Receive Parallel Data/Control Tim		Table 17 Receiver Specifications	57
Figure 18 Transmit Parallel Data/Control Tim	•	Table 18 Transmitter Specifications	57
Figure 19 ac Test Loads	-	Table 19 Synthesizer Specifications	57
Figure 20 Output Buffer Delays		Table 20 Parallel Receive Data/Control Timing	58
Figure 21. Input Buffer Delays		Table 21 Transmit Parallel Data/Control Timing	58
Figure 22 LVDS Driver and Receiver and		Table 22 Driver dc Data	59
Associated Internal Components	62	Table 23 Driver ac Data	59
Figure 23 LVDS Driver and Receiver		Table 24 Driver Power Consumption	59
=		Table 25 Receiver ac Data	60
Figure 24 LVDS Driver		Table 26 Receiver Power Consumption	60
rigure 25 Fackage Farasilics	100	Table 27 Receiver dc Data	60
		Table 28 LVDS Operating Parameters	60
		Table 29 FPGA Common-Function	
		Pin Description	63
		Table 30 FPSC Function Pin Description	66
		Table 31 Embedded Core/FPGA Interface	
		Signal Description	70
		Table 32 ORT8850H Pins That Are Unused in	
		ORT8850L	77
		Table 33 ORT8850L 352-Pin PBGA Pinout	78
		Table 34 ORT8850L and ORT8850H	
		680-Pin PBGAM Pinout	88
		Table 35 ORCA ORT8850 Plastic Package	
		Thermal Guidelines	106
		Table 36 ORCA ORT8850 Package Parasitics	106
		Table 37 Device Type Options	
		Table 38 Temperature Options	
		Table 39 Package Type Options	
		Table 40 ORCA FPSC Package Matrix	
		(Speed Grades)	110

Embedded Core Features (Serial)

- Implemented in an ORCA Series 4 FPGA.
- Allows wide range of applications for SONET network termination application as well as generic data moving for high-speed backplane data transfer.
- No knowledge of SONET/SDH needed in generic applications. Simply supply data, 78 MHz—106 MHz clock, and a frame pulse.
- High-speed interface (HSI) function for clock/data recovery serial backplane data transfer without external clocks.
- Eight-channel HSI function provides 850 Mbits/s serial interface per channel for a total chip bandwidth of 6.8 Gbits/s (full duplex).
- HSI function uses Agere's 850 Mbits/s serial interface core. Rates from 212 Mbits/s to 850 Mbits/s are supported directly (lower rates directly supported through decimation and interpolation).
- LVDS I/Os compliant with *EIA*[®]-644 support hot insertion. All embedded LVDS I/Os include both input and output on-board termination to allow long-haul driving of backplanes.
- Low-power 1.5 V HSI core.
- Low-power LVDS buffers.
- Programmable STS-1, STS-3, and STS-12 framing.
- Independent STS-1, STS-3, and STS-12 data streams per quad channels.
- 8:1 data multiplexing/demultiplexing for 106.25 MHz byte-wide data processing in FPGA logic.
- On-chip, phase-lock loop (PLL) clock meets B jitter tolerance specification of ITU-T recommendation G.958.
- Powerdown option of HSI receiver on a per-channel basis
- Selectable 8B/10B coder/decoder or SONET scrambler/descrambler.
- HSI automatically recovers from loss-of-clock once its reference clock returns to normal operating state.
- Frame alignment across multiple ORT8850 devices for work/protect switching at OC-192/STM-64 and above rates.
- In-band management and configuration through transport overhead extraction/insertion.

- Supports transparent modes where either the only insertion is A1/A2 framing bytes, or no bytes are inserted.
- Streamlined pointer processor (pointer mover) for 8 kHz frame alignment to system clocks.
- Built-in boundry scan (*IEEE* ®1149.1 JTAG).
- FIFOs align incoming data across all eight channels (two groups of four channels or four groups of two channels) for both SONET scrambling and 8B/10B modes. Optional ability to bypass alignment FIFOs.
- 1 + 1 protection supports STS-12/STS-48 redundancy by either software or hardware control for protection switching applications. STS-192 and above rates are supported through multiple devices.
- ORCA FPGA soft intellectual property core support for a variety of applications.
- Programmable STM pointer mover bypass mode.
- Programmable STM framer bypass mode.
- Programmable CDR bypass mode (clocked LVDS high-speed interface).
- Redundant outputs and multiplexed redundant inputs for CDR I/Os allow for implementation of eight channels with redundancy on a single device.

Embedded Core Features (Parallel)

- Three full-duplex, double data rate (DDR) I/O groups include 8-bit data, one control, and one clock. Each interface is implemented with LVDS I/Os that include on-board termination to allow long-haul driving of backplanes, such as the industry-standard *RapidIO* interface.
- External I/O speeds on DDR interface up to 311 MHz (622 Mbits/s per pin), with internal, singleedge data transferred at 1/2 rate on a 32-bit bus plus control.
- Automatic centering of transmit clock in data eye for DDR interface.
- Direct interfaces to Agere Pi-Sched (266 MHz DDR LVDS), Pi-X (128 MHz TTL), and APC (100 MHz TTL) ATM/IP switch/port controller devices.

Programmable FPGA Features

- High-performance platform design:
 - 0.13 μm 7-level metal technology.
 - Internal performance of >250 MHz.
 - Over 600K usable system gates.
 - Meets multiple I/O interface standards.
 - 1.5 V operation (30% less power than 1.8 V operation) translates to greater performance.
- Traditional I/O selections:
 - LVTTL and LVCMOS (3.3 V, 2.5 V, and 1.8 V) I/ Os.
 - Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance.
 - Individually programmable drive capability:
 24 mA sink/12 mA source, 12 mA sink/6 mA source, or 6 mA sink/3 mA source.
 - Two slew rates supported (fast and slew-limited).
 - Fast-capture input latch and input flip-flop (FF)/latch for reduced input setup time and zero hold time.
 - Fast open-drain drive capability.
 - Capability to register 3-state enable signal.
 - Off-chip clock drive capability.
 - Two-input function generator in output path.
- New programmable high-speed I/O:
 - Single-ended: GTL, GTL+, PECL, SSTL3/2 (class I & II), HSTL (Class I, III, IV), ZBT, and DDR.
 - Double-ended: LVDS, bused-LVDS, LVPECL.
 - LVDS include optional on-chip termination resistor per I/O and on-chip reference generation.
 - Customer defined: ability to substitute arbitrary standard-cell I/O to meet fast-moving standards.
- New capability to (de)multiplex I/O signals:
 - New DDR on both input and output at rates up to 133 MHz (266 MHz effective rate).
 - New 2x and 4x downlink and uplink capability per I/O (i.e., 50 MHz internal to 200 MHz I/O).
- Enhanced twin-quad programmable function unit (PFU):
 - Eight 16-bit look-up tables (LUTs) per PFU.
 - Nine user registers per PFU, one following each LUT, and organized to allow two nibbles to act independently, plus one extra for arithmetic operations.
 - New register control in each PFU has two independent programmable clocks, clock enables, local set/reset, and data selects.
 - New LUT structure allows flexible combinations of LUT4, LUT5, new LUT6, 4 → 1 MUX, new 8 → 1 MUX, and ripple mode arithmetic functions in the same PFU.
- 32 x 4 RAM per PFU, configurable as single- or Agere Systems Inc.

- dual-port. Create large, fast RAM/ROM blocks (128 x 8 in only eight PFUs) using the SLIC decoders as bank drivers.
- Soft-wired LUTs (SWL) allow fast cascading of up to three levels of LUT logic in a single PFU through fast internal routing, which reduces routing congestion and improves speed.
- Flexible fast access to PFU inputs from routing.
- Fast-carry logic and routing to all four adjacent PFUs for nibble-wide, byte-wide, or longer arithmetic functions, with the option to register the PFU carry-out.
- Abundant high-speed buffered and nonbuffered routing resources provide 2x average speed improvements over previous architectures.
- Hierarchical routing optimized for both local and global routing with dedicated routing resources. This results in faster routing times with predictable and efficient performance.
- SLIC provides eight 3-statable buffers, up to 10-bit decoder, and PAL®-like and-or-invert (AOI) in each programmable logic cell.
- Improved built-in clock management with dual-output programmable phase-locked loops (PPLLs) provide optimum clock modification and conditioning for phase, frequency, and duty cycle from 20 MHz up to 416 MHz.
- New 200 MHz embedded quad-port RAM blocks, two read ports, two write ports, and two sets of byte lane enables. Each embedded RAM block can be configured as:
 - One—512 x 18 (quad-port, two read/two write) with optional built-in arbitration.
 - One—256 x 36 (dual-port, one read/one write).
 - One—1K x 9 (dual-port, one read/one write).
 - Two—512 x 9 (dual-port, one read/one write for each).
 - Two RAM with arbitrary number of words whose sum is 512 or less by 18 (dual-port, one read/one write).
 - Supports joining of RAM blocks.
 - Two 16 x 8-bit content addressable memory (CAM) support.
 - FIFO 512 x 18, 256 x 36, 1K x 9, or dual 512 x 9.
 - Constant multiply (8 x 16 or 16 x 8).
 - Dual variable multiply (8 x 8).
- Embedded 32-bit internal system bus plus 4-bit parity interconnects FPGA logic, microprocessor interface (MPI), embedded RAM blocks, and embedded backplane transceiver blocks with 100 MHz bus performance. Included are built-in system registers that act as the control and status center for the device.

Programmable FPGA Features (continued)

- Built-in testability:
 - Full boundary scan (*IEEE* 1149.1 and Draft 1149.2 JTAG).
 - Programming and readback through boundary scan port compliant to IEEE Draft 1532:D1.7.
 - TS_ALL testability function to 3-state all I/O pins.
 - New temperature-sensing diode.
- New cycle stealing capability allows a typical 15% to 40% internal speed improvement after final place and route. This feature also enables compliance with many setup/hold and clock to out I/O specifications and may provide reduced ground bounce for output buses by allowing flexible delays of switching output buffers.

Programmable Logic System Features

- PCI local bus compliant for FPGA I/Os.
- Improved PowerPC®860 and PowerPC II high-speed synchronous microprocessor interface can be used for configuration, readback, device control, and device status, as well as for a general-purpose interface to the FPGA logic, RAMs, and embedded backplane transceiver blocks. Glueless interface to synchronous PowerPC processors with user-configurable address space provided.
- New embedded AMBA™ specification 2.0 AHB system bus (ARM® processor) facilitates communication among the microprocessor interface, configuration logic, embedded block RAM, FPGA logic, and backplane transceiver logic.
- New network PLLs meet ITU-T G.811 specifications and provide clock conditioning for DS-1/E-1 and STS-3/STM-1 applications.
- Flexible general-purpose PPLLs offer clock multiply (up to 8x), divide (down to 1/8x), phase shift, delay compensation, and duty cycle adjustment combined.

- Variable size bused readback of configuration data capability with the built-in microprocessor interface and system bus.
- Internal, 3-state, and bidirectional buses with simple control provided by the SLIC.
- New clock routing structures for global and local clocking significantly increases speed and reduces skew (<200 ps for OR4E4).
- New local clock routing structures allow creation of localized clock trees.
- New edge clock routing supports at least six fast edge clocks per side of the device
- New double-data rate (DDR) and zero-bus turnaround (ZBT) memory interfaces support the latest high-speed memory interfaces.
- New 2x/4x uplink and downlink I/O capabilities interface high-speed external I/Os to reduced speed internal logic.
- ORCA Foundry 2000 development system software.
 Supported by industry-standard CAE tools for design entry, synthesis, simulation, and timing analysis.
- Meets universal test and operations PHY interface for ATM (UTOPIA) Levels 1, 2, and 3. Also meets proposed specifications for UTOPIA Level 4 for 10 Gbits/s interfaces.
- Two new edge clock routing structures allow up to seven high-speed clocks on each edge of the device for improved setup/hold and clock to out performance.

Description

What Is an FPSC?

FPSCs, or field-programmable system chips, are devices that combine field-programmable logic with ASIC or mask-programmed logic on a single device. FPSCs provide the time to market and the flexibility of FPGAs, the design effort savings of using soft intellectual property (IP) cores, and the speed, design density, and economy of ASICs.

FPSC Overview

Agere's Series 4 FPSCs are created from Series 4 *ORCA* FPGAs. To create a Series 4 FPSC, several columns of programmable logic cells (see FPGA Logic Overview section for FPGA logic details) are added to an embedded logic core. Other than replacing some FPGA gates with ASIC gates, at greater than 10:1 efficiency, none of the FPGA functionality is changed—all of the Series 4 FPGA capability is retained: embedded block RAMs, MPI, PCMs, boundary scan, etc. The columns of programmable logic are replaced at the right of the device, allowing pins from the replaced columns to be used as I/O pins for the embedded core. The remainder of the device pins retain their FPGA functionality.

The embedded cores can take many forms and generally come from Agere's ASIC libraries. Other offerings allow customers to supply their own core functions for the creation of custom FPSCs.

FPSC Gate Counting

The total gate count for an FPSC is the sum of its embedded core (standard-cell/ASIC gates) and its FPGA gates. Because FPGA gates are generally expressed as a usable range with a nominal value, the total FPSC gate count is sometimes expressed in the same manner. Standard-cell ASIC gates are, however, 10 to 25 times more silicon-area efficient than FPGA gates. Therefore, an FPSC with an embedded function is gate equivalent to an FPGA with a much larger gate count.

FPGA/Embedded Core Interface

The interface between the FPGA logic and the embedded core has been enhanced to allow for a greater number of interface signals than on previous FPSC achitectures. Compared to bringing embedded core

signals off-chip, this on-chip interface is much faster and requires less power. All of the delays for the interface are precharacterized and accounted for in the ORCA Foundry Development System.

Series 4 based FPSCs expand this interface by providing a link between the embedded block and the multimaster 32-bit system bus in the FPGA logic. This system bus allows the core easy access to many of the FPGA logic functions including the embedded block RAMs and the microprocessor interface.

Clock spines also can pass across the FPGA/embedded core boundary. This allows for fast, low-skew clocking between the FPGA and the embedded core. Many of the special signals from the FPGA, such as DONE and global set/reset, are also available to the embedded core, making it possible to fully integrate the embedded core with the FPGA as a system.

For even greater system flexibility, FPGA configuration RAMs are available for use by the embedded core. This allows for user-programmable options in the embedded core, in turn allowing for greater flexibility. Multiple embedded core configurations may be designed into a single device with user-programmable control over which configurations are implemented, as well as the capability to change core functionality simply by reconfiguring the device.

ORCA Foundry Development System

The *ORCA* Foundry development system is used to process a design from a netlist to a configured FPGA. This system is used to map a design onto the *ORCA* architecture, and then place and route it using *ORCA* Foundry's timing-driven tools. The development system also includes interfaces to, and libraries for, other popular CAE tools for design entry, synthesis, simulation, and timing analysis.

The *ORCA* Foundry development system interfaces to front-end design entry tools and provides the tools to produce a configured FPGA. In the design flow, the user defines the functionality of the FPGA at two points in the design flow: design entry and the bitstream generation stage. Recent improvements in *ORCA* Foundry allow the user to provide timing requirement information through logical preferences only; thus, the designer is not required to have physical knowledge of the implementation.

Description (continued)

Following design entry, the development system's map, place, and route tools translate the netlist into a routed FPGA. A floorplanner is available for layout feedback and control. A static timing analysis tool is provided to determine device speed and a back-annotated netlist can be created to allow simulation and timing.

Timing and simulation output files from *ORCA* Foundry are also compatible with many third-party analysis tools. Its bit stream generator is then used to generate the configuration data which is loaded into the FPGAs internal configuration RAM, embedded block RAM, and/or FPSC memory.

When using the bit stream generator, the user selects options that affect the functionality of the FPGA. Combined with the front-end tools, *ORCA* Foundry produces configuration data that implements the various logic and routing options discussed in this data sheet.

FPSC Design Kit

Development is facilitated by an FPSC design kit which, together with *ORCA* Foundry and third-party synthesis and simulation engines, provides all software and documentation required to design and verify an FPSC implementation. Included in the kit are the FPSC configuration manager, *Synopsys Smart Model* [®], and complete online documentation. The kit's software couples with *ORCA* Foundry, providing a seamless FPSC design environment. More information can be obtained by visiting the *ORCA* website or contacting a local sales office, both listed on the last page of this document.

FPGA Logic Overview

The *ORCA* Series 4 architecture is a new generation of SRAM-based programmable devices from Agere. It includes enhancements and innovations geared toward today's high-speed systems on a single chip. Designed with networking applications in mind, the Series 4 family incorporates system-level features that can further reduce logic requirements and increase system speed. *ORCA* Series 4 devices contain many new patented enhancements and are offered in a variety of packages and speed grades.

The hierarchical architecture of the logic, clocks, routing, RAM, and system-level blocks create a seamless merge of FPGA and ASIC designs. Modular hardware and software technologies enable system-on-chip integration with true plug-and-play design implementation.

The architecture consists of four basic elements: programmable logic cells (PLCs), programmable I/O cells (PIOs), embedded block RAMs (EBRs), and systemlevel features. These elements are interconnected with a rich routing fabric of both global and local wires. An array of PLCs are surrounded by common interface blocks which provide an abundant interface to the adjacent PLCs or system blocks. Routing congestion around these critical blocks is eliminated by the use of the same routing fabric implemented within the programmable logic core. Each PLC contains a PFU, SLIC, local routing resources, and configuration RAM. Most of the FPGA logic is performed in the PFU, but decoders, PAL-like functions, and 3-state buffering can be performed in the SLIC. The PIOs provide device inputs and outputs and can be used to register signals and to perform input demultiplexing, output multiplexing, uplink and downlink functions, and other functions on two output signals. Large blocks of 512 x 18 quadport RAM complement the existing distributed PFU memory. The RAM blocks can be used to implement RAM, ROM, FIFO, multiplier, and CAM. Some of the other system-level functions include the MPI, PLLs, and the embedded system bus (ESB).

PLC Logic

Each PFU within a PLC contains eight 4-input (16-bit) LUTs, eight latches/FFs, and one additional flip-flop that may be used independently or with arithmetic functions.

The PFU is organized in a twin-quad fashion; two sets of four LUTs and FFs that can be controlled independently. Each PFU has two independent programmable clocks, clock enables, local set/reset, and data selects. LUTs may also be combined for use in arithmetic functions using fast-carry chain logic in either 4-bit or 8-bit modes. The carry-out of either mode may be registered in the ninth FF for pipelining. Each PFU may also be configured as a synchronous 32 x 4 single- or dual-port RAM or ROM. The FFs (or latches) may obtain input from LUT outputs or directly from invertible PFU inputs, or they can be tied high or tied low. The FFs also have programmable clock polarity, clock enables, and local set/reset.

Description (continued)

The SLIC is connected from PLC routing resources and from the outputs of the PFU. It contains eight 3-state, bidirectional buffers, and logic to perform up to a 10-bit AND function for decoding, or an AND-OR with optional INVERT to perform *PAL*-like functions. The 3-state drivers in the SLIC and their direct connections from the PFU outputs make fast, true, 3-state buses possible within the FPGA, reducing required routing and allowing for real-world system performance.

Programmable I/O

The Series 4 PIO addresses the demand for the flexibility to select I/Os that meet system interface requirements. I/Os can be programmed in the same manner as in previous *ORCA* devices, with the additional new features which allow the user the flexibility to select new I/O types that support high-speed interfaces.

Each PIO contains four programmable I/O pads and is interfaced through a common interface block to the FPGA array. The PIO is split into two pairs of I/O pads with each pair having independent clock enables, local set/reset, and global set/reset. On the input side, each PIO contains a programmable latch/flip-flop which enables very fast latching of data from any pad. The combination provides for very low setup requirements and zero hold times for signals coming on-chip. It may also be used to demultiplex an input signal, such as a multiplexed address/data signal, and register the signals without explicitly building a demultiplexer with a PFU.

On the output side of each PIO, an output from the PLC array can be routed to each output flip-flop, and logic can be associated with each I/O pad. The output logic associated with each pad allows for multiplexing of output signals and other functions of two output signals

The output FF, in combination with output signal multiplexing, is particularly useful for registering address signals to be multiplexed with data, allowing a full clock cycle for the data to propagate to the output. The output buffer signal can be inverted, and the 3-state control can be made active-high, active-low, or always enabled. In addition, this 3-state signal can be regis-

tered or nonregistered.

The Series 4 I/O logic has been enhanced to include modes for speed uplink and downlink capabilities. These modes are supported through shift register logic, which divides down incoming data rates or multiplies up outgoing data rates. This new logic block also supports high-speed DDR mode requirements where data is clocked into and out of the I/O buffers on both edges of the clock.

The new programmable I/O cell allows designers to select I/Os which meet many new communication standards permitting the device to hook up directly without any external interface translation. They support traditional FPGA standards as well as high-speed, single-ended, and differential-pair signaling (as shown in Table 1). Based on a programmable, bank-oriented I/O ring architecture, designs can be implemented using 3.3 V, 2.5 V, 1.8 V, and 1.5 V referenced output levels.

Routing

The abundant routing resources of the Series 4 architecture are organized to route signals individually or as buses with related control signals. Both local and global signals utilize high-speed buffered and nonbuffered routes. One PLC segmented (x1), six PLC segmented (x6), and bused half-chip (xHL) routes are patterned together to provide high connectivity with fast software routing times and high-speed system performance.

Eight fully distributed primary clocks are routed on a low-skew, high-speed distribution network and may be sourced from dedicated I/O pads, PLLs, or the PLC logic. Secondary and edge-clock routing is available for fast regional clock or control signal routing for both internal regions and on device edges. Secondary clock routing can be sourced from any I/O pin, PLLs, or the PLC logic.

The improved routing resources offer great flexibility in moving signals to and from the logic core. This flexibility translates into an improved capability to route designs at the required speeds when the I/O signals have been locked to specific pins.

System-Level Features

The Series 4 also provides system-level functionality by means of its microprocessor interface, embedded system bus, quad-port embedded block RAMs, universal programmable phase-locked loops, and the addition of highly tuned networking specific phase-locked loops. These functional blocks allow for easy glueless system interfacing and the capability to adjust to varying conditions in today's high-speed networking systems.

Microprocessor Interface

The MPI provides a glueless interface between the FPGA and *PowerPC* microprocessors. Programmable in 8-, 16-, and 32-bit interfaces with optional parity to the *Motorola*[®] *PowerPC* 860 bus, it can be used for configuration and readback, as well as for FPGA control and monitoring of FPGA status. All MPI transactions utilize the Series 4 embedded system bus at 66 MHz performance.

A system-level microprocessor interface to the FPGA user-defined logic following configuration, through the system bus, including access to the embedded block RAM and general user-logic, is provided by the MPI. The MPI supports burst data read and write transfers, allowing short, uneven transmission of data through the interface by including data FIFOs. Transfer accesses can be single beat (1 x 4-bytes or less), 4-beat (4 x 4-bytes), 8-beat (8 x 2-bytes), or 16-beat (16 x 1-bytes).

System Bus

An on-chip, multimaster, 8-bit system bus with 1-bit parity facilitates communication among the MPI, configuration logic, FPGA control, and status registers, embedded block RAMs, as well as user logic. Utilizing the *AMBA* specification Rev 2.0 AHB protocol, the embedded system bus offers arbiter, decoder, master, and slave elements. Master and slave elements are also available for the user-logic and embedded backplane transceiver portion of the 8850.

The system bus control registers can provide control to the FPGA such as signaling for reprogramming, reset functions, and PLL programming. Status registers monitor INIT, DONE, and system bus errors. An interrupt controller is integrated to provide up to eight possible interrupt resources. Bus clock generation can be sourced from the microprocessor interface clock, configuration clock (for slave configuration modes), internal oscillator, user clock from routing, or from the port clock (for JTAG configuration modes).

Phase-Locked Loops

Up to eight PLLs are provided on each Series 4 device, with four PLLs generally provided for FPSCs. Programmable PLLs can be used to manipulate the frequency, phase, and duty cycle of a clock signal. Each PPLL is capable of manipulating and conditioning clocks from 20 MHz to 420 MHz. Frequencies can be adjusted from 1/8x to 8x, the input clock frequency. Each programmable PLL provides two outputs that have different multiplication factors but can have the same phase relationships. Duty cycles and phase delays can be adjusted in 12.5% of the clock period increments. An automatic input buffer delay compensation mode is available for phase delay. Each PPLL provides two outputs that can have programmable (12.5% steps) phase differences.

Additional highly tuned and characterized, dedicated phase-locked loops (DPLLs) are included to ease system designs. These DPLLs meet ITU-T G.811 primary-clocking specifications and enable system designers to very tightly target specified clock conditioning not traditionally available in the universal PPLLs. Initial DPLLs are targeted to low-speed networking DS1 and E1, and also high-speed SONET/SDH networking STS-3 and STM-1 systems. These DPLLs are typically not included on FPSC devices and are not found on the ORT8850 family.

Embedded Block RAM

New 512 x 18 quad-port RAM blocks are embedded in the FPGA core to significantly increase the amount of memory and complement the distributed PFU memories. The EBRs include two write ports, two read ports, and two byte lane enables which provide four-port operation. Optional arbitration between the two write ports is available, as well as direct connection to the high-speed system bus.

Additional logic has been incorporated to allow significant flexibility for FIFO, constant multiply, and two-variable multiply functions. The user can configure FIFO blocks with flexible depths of 512k, 256k, and 1k including asynchronous and synchronous modes and programmable status and error flags. Multiplier capabilities allow a multiple of an 8-bit number with a 16-bit fixed coefficient or vice versa (24-bit output), or a multiply of two 8-bit numbers (16-bit output). On-the-fly coefficient modifications are available through the second read/write port. Two 16 x 8-bit CAMs per embedded block can be implemented in single match, multiple match, and clear modes. The EBRs can also be preloaded at device configuration time.

System-Level Features (continued)

Configuration

The FPGAs functionality is determined by internal configuration RAM. The FPGAs internal initialization/configuration circuitry loads the configuration data at powerup or under system control. The configuration data can reside externally in an EEPROM or any other storage media. Serial EEPROMs provide a simple, low pin-count method for configuring FPGAs.

The RAM is loaded by using one of several configuration modes. Supporting the traditional master/slave serial, master/slave parallel, and asynchronous peripheral modes, the Series 4 also utilizes its microprocessor interface and embedded system bus to perform both programming and readback. Daisy chaining of multiple devices and partial reconfiguration are also permitted.

Other configuration options include the initialization of the embedded-block RAM memories and FPSC memory as well as system bus options and bit stream error checking. Programming and readback through the JTAG (*IEEE* 1149.2) port is also available meeting insystem programming (ISP) standards (*IEEE* 1532 Draft).

Additional Information

Contact your local Agere representative for additional information regarding the *ORCA* Series 4 FPGA devices, or visit our website at:

http://www.agere.com/orca

ORT8850 Overview

Device Layout

The ORT8850 FPSC provides a high-speed backplane transceiver combined with FPGA logic. The device is based on 1.5 V OR4E2 or OR4E6 FPGAs. The OR4E2 has a 26 x 24 array of programmable logic cells (PLCs) and the OR4E6 has a 46 x 44 array. For the ORT8850, several columns of PLCs in these arrays were replaced with the embedded backplane transceiver core.

The ORT8850 embedded core comprises a long-haul interface macro and three *RapidIO* macros for intraboard chip-to-chip or backplane communication. The long-haul interface includes the high-speed interface (HSI) macrocell, the synchronous transport module (STM) macrocell, and a 8B/10B encoder/decoder. The eight full-duplex channels perform data transfer, scrambling/descrambling or encoding/decoding, and framing at the rate of 850 Mbits/s. Each *RapidIO* block has a transmit and receive section that each contain one LVDS clock buffer pair, one LVDS start-of-cell buffer pair, and eight LVDS clock buffer pairs which are double edge clocked by the corresponding clock. Figure 1 shows the ORT8850 block diagram.

Backplane Transceiver Interface

The advantage of the ORT8850 FPSC is to bring specific networking functions to an early market presence using programmable logic in a system.

The 850 Mbits/s backplane transceiver core allows the ORT8850 to communicate across a backplane or on a given board at an aggregate speed of 6.8 Gbits/s, providing a physical medium for high-speed asynchronous serial data transfer between system devices. This device is intended for, but not limited to, connecting terminal equipment in SONET/SDH, ATM, and IP systems.

The backplane transceiver core is used to support a 6.8 Gbits/s interface for backplane connection to a mate TADM042G5 device or other SONET devices such as redundant central crossconnect. The interface is implemented as an eight-channel 850 Mbits/s LVDS

links. The HSI macrocell is used for clock/data recovery (CDR) and serialize/deserialize between the 106.25 MHz byte-wide internal data buses and the 850 Mbits/s serial LVDS links. For a 622 Mbits/s SONET stream, the HSI will perform clock and data recovery (CDR) and MUX/deMUX between 77.76 MHz byte-wide internal data buses and 622 Mbits/s serial LVDS links.

Each 850 Mbits/s serial link uses a pseudo-SONET protocol. SONET A1/A2 framing is used on the link to detect the 8 kHz frame location. The link is also scrambled using the standard SONET scrambler definition to ensure proper transitions on the link for improved CDR performance. Selectable transport overhead (TOH) bytes are insertable in the transmit direction. All the selectable bytes are inserted from software programmable registers that are accessed via a microprocessor interface.

Elastic buffers (FIFOs) are used to align each incoming STS-12 link to the 77.76 MHz clock and 8 kHz frame. These FIFOs will absorb delay variations between the four 622 Mbits/s links due to timing skews between cards and along backplane traces. For greater variations, a streamlined pointer processor (pointer mover) within the STM macro will align the 8 kHz frames regardless of their incoming frame position.

The backplane transceiver allows for SONET scrambling and frame alignment or 8-bit/10-bit (8B/10B) encoding/decoding. SONET has the advantage of reduced overhead (3.3% overhead for SONET vs. 25% overhead for 8B/10B). 8B/10B has the advantage of faster synchronization (a few bytes of transferred data for 8B/10B vs. up to 500 μs for four frames of data for SONET). The effective data transfer rate for scrambled SONET is greater than 800 Mbits/s while the effective data transfer rate for 8B/10B is greater than 680 Mbits/s. Frame synchronization and multichannel alignment is provided in 8B/10B mode through the use of special K characters.

Figure 2 shows the architecture of the ORT8850 backplane transceiver core.




Figure 1. ORCA ORT8850 Block Diagram

Agere Systems Inc.

1729(F)




Figure 2. High-Level Diagram of ORT8850 Transceiver

HSI Interface

The high-speed interconnect (HSI) macrocell is used for clock/data recovery and MUX/deMUX between 106.25 MHz byte-wide internal data buses and 850 Mbits/s external serial links.

The HSI interface receives eight 850 Mbits/s serial input data streams from the LVDS inputs and provides eight independent 106.25 MHz byte-wide data streams and recovered clock to the STM macro. There is no requirement for bit alignment since SONET type framing will take place inside the ORT850 core. For transmit, the HSI converts four byte-wide 106.25 MHz data streams to serial streams at 850 Mbits/s at the LVDS outputs.

STM Macrocell

The STM portion of the embedded core consists of transmitter (Tx) and receiver (Rx) sections. The receiver receives eight byte-wide data streams at 106.25 MHz and the associated clocks from the HSI. In the Rx section, the incoming streams are SONET framed and descrambled before they are written into a FIFO, which absorbs phase and delay variations and allows the shift to the system clock. The TOH is then extracted and sent out on the eight serial ports. The pointer mover consists of three blocks: pointer interpreter, elastic store, and pointer generator. The pointer interpreter finds the synchronous transport signal (STS) synchronous payload envelopes (SPE) and places it into a small elastic store from which the pointer generator will produce eight byte-wide STS-12 streams of data that are aligned to the system timing pulse.

In the Tx section, transmitted data for each channel is received through a parallel bus and a serial port from the FPGA circuit. TOH bytes are received from the serial input port and can be optionally inserted from programmable registers or serial inputs to the STS-12 frame via the TOH processor. Each of the eight parallel input buses is synchronized to a free-running system clock. Then the SPE and TOH data is transferred to the HSI.

The STM macrocell also has a scrambler/descrambler disable feature, allowing the user to disable the scrambler of the transmitter and the descrambler of the receiver. Also, unused channels can be disabled to reduce power dissipation.

8B/10B Encoder/Decoder

The ORT8850 facilitates high-speed serial transfer of data in a variety of applications including Gigabit Ethernet, fibre channel, serial backplanes, and proprietary links. The device provides 8B/10B coding/decoding for each channel. The 8B/10B transmission code includes serial encoding/decoding rules, special characters, and error detection.

Information to be transmitted over a fibre shall be encoded eight bits at a time into a 10-bit transmission character and then sent serially. The 10-bit transmission characters support all 256 eight-bit combinations. Some of the remaining transmission characters referred to as special characters, are used for functions which are to be distinguishable from the contents of a frame.

FPGA Interface

The FPGA logic will receive/transmit frame-aligned (optional for 8B/10B mode) streams of 106.25 MHz data (maximum of eight streams in each direction) from/to the backplane transceiver embedded core. All frames transmitted to the FPGA will be aligned to the FPGA frame pulse which will be provided by the FPGA user's logic to the STM macro. If the receive pointer mover and alignment FIFOs are bypassed, then each channel will provide its own receive clock and receive frame pulse signals. Otherwise, all frames received from the FPGA logic will be aligned to the system frame pulse that will be supplied to the STM macro from the FPGA user's logic.

Byte-Wide Parallel Interface

Three byte-wide parallel interface are provided on the ORT8850. Each interface provides for transmit and receive of byte-wide data, one control signal, and one clock. Receive data is sampled on both edges of the receive clock and is converted to a 32-bit data bus, which is single-edge clocked by a half-speed clock for transfer to the FPGA logic. Maximum transmit/receive clock rate is 311 MHz and 155 MHz for the internal FPGA clock. This allows for a 622 Mbits/s link data transfer rate. Other functions provided include a check for a minimum number of transferred bytes.

The first byte-wide interface (*RapidIO* A in Figure 2) is always available. The other two interfaces (*RapidIO* B and *RapidIO* C) are available when the 850 Mbits/s serial links are not being used.

FPSC Configuration

Configuration of the ORT8850 occurs in two stages: FPGA bit stream configuration and embedded core setup.

FPGA Configuration

Prior to becoming operational, the FPGA goes through a sequence of states, including powerup, initialization, configuration, start-up, and operation. The FPGA logic is configured by standard FPGA bit stream configuration means as discussed in the Series 4 FPGA data sheet. The options for the embedded core are set via registers that are accessed through the FPGA system bus. The system bus can be driven by an external PPC compliant microprocessor via the MPI block or via a user master interface in FPGA logic. A simple IP block, that drives the system by using the user interface and uses very little FPGA logic, is available in the MPI/System Bus application note (AP01-032NCIP). This IP block sets up the embedded core via a state machine and allows the ORT8850 to work in an independent system without an external microprocessor interface.

Embedded Core Setup

All options for the operation of the core are configured according to the device register map, which is included with the ORT8850 FPSC simulation kit.

During the powerup sequence, the ORT8850 device (FPGA programmable circuit and the core) is held in reset. All the LVDS output buffers and other output buffers are held in 3-state. All flip-flops in the core area are in reset state, with the exception of the boundry-scan shift registers, which can only be reset by boundary-scan reset. After powerup reset, the FPGA can start configuration. During FPGA configuration, the ORT8850 core will be held in reset and all the local bus interface signals forced high, but the following active-high signals (PROT_SWITCH_A, PROT_SWITCH_C, TX_TOH_CK_EN, SYS_FP, LINE_FP) will be forced

low. The CORE READY signal sent from the embedded core to FPGA is held low, indicating that the core is not ready to interact with FPGA logic. At the end of the FPGA configuration sequence, the CORE_READY signal will be held low for six SYS CLK cycles after DONE, TRI IO and RST N (core global reset) are high. Then it will go active-high, indicating the embedded core is ready to function and interact with FPGA programmable circuit. During FPGA reconfiguration when DONE and TRI_IO are low, the CORE_READY signal sent from the core to FPGA will be held low again to indicate the embedded core is not ready to interact with FPGA logic. During FPGA partial configuration, CORE READY stays active. The same FPGA configuration sequence described previously will repeat again.

The initialization of the embedded core consists of two steps: register configuration and synchronization of the alignment FIFO. In order to configure the embedded core, the registers need to be unlocked by writing 0x30005 to address 0x30004 and writing 0x80 to address 0x05. Control registers 0x30004 and 0x30005 are lock registers. If the output bus of the data, serial TOH port, and TOH clock and TOH frame pulse are controlled by 3-state registers (the use of the registers for 3-state output control is optional; these output 3state enable signals are brought across the local bus interface and available to the FPGA side), the next step is to activate the 3-state output bus and signals by taking them to functional state from high-impedance state. This can be done by writing 0x01 to correspond bits of the channel registers 0x30020, 0x30038, 0x30050, 0x30068, 0x30080, 0x30090, 0x300B0, and 0x300C8.

In addition, the synchronization of selected streams is recommended for some networking systems applications. This requires a resync of the alignment FIFO after the enabled channels have a valid frame pulse or 8B/10B control character. See the sections about STM Link Alignment Setup or 8B/10B Link Alignment Setup for more details.

Generic Backplane Transceiver Application

Synchronous Transfer Mode (STM)

The combination of ORT8850 and soft IP cores provides a generic data moving solution for non-SONET applications. There is no requirement for SONET knowledge to the users. All that is needed is to supply the pseudo-SONET framer with data, clock, and a 8 kHz frame pulse. The provision registers may also need to be set up, and this can be done through either the FPGA MPI, or in a state machine in the FPGA section (VHDL code available from Agere).

The 8 kHz frame pulse must be supplied to the SYS FP signal. For generic applications, the frame pulse can be created in FPGA logic from the 77.76 MHz SYS CLK using a simple resettable counter (the frame pulse should only be high for one cycle of the SYS_CLK). A VHDL core that automatically provides the 8 kHz frame pulse is available from Agere. Byte-wide data is then sent to each of the transmit channels as follows: the first 36 bytes transferred will be invalid data (replaced by overhead), where the first byte is sent on the rising edge of SYS_CLK when SYS_FP is high. The next 1044 byte positions can be filled with valid data. This will repeat a total of nine times (36 invalid bytes followed by 1044 valid bytes) at which time the next 8 kHz frame pulse will be found. Thus, 87 out of 90 (96.7%) of the data bytes sent are valid user data. The ORT8850 also supports a transparent mode where only the first 24 bytes are invalid data (A1/A2 frame bytes) followed by 9,684 bytes of valid user data.

On the receive side, an 8 kHz pulse must again be supplied to LINE_FP. In this case, however, only the signal DOUT<channel>_SPE (where the eight channels are labeled AA, AB, AC, AD, BA, BB, BC, and BD) must be monitored for each channel, where a high value on this signal means valid data. Again, 87 out 90 bytes received (96.7%) will be valid data. Transparent mode is also supported for receive data.

8B/10B Mode

The ORT8850 facilitates high-speed serial transfer of data in a variety of applications including Gigabit Ethernet, fibre channel, serial backplanes, and proprietary links. In place of the STM interface, the ORT8850 also provides 8B/10B coding/decoding for each channel. The 8B/10B transmission code includes serial encoding/decoding rules, special characters, and error detection. In 8B/10B mode, LSB is received first and transmitted first. The 10-bit encoded transmission characters labeled as a, b, c, d, e, i, f, g, h, and j are transmitted with bit a first and bit j last, where bit a is the LSB and bit j is the MSB.

Transmitter Description

The data input to the transmitter of each channel is an 8-bit word and a K-control input. The K input is used to identify data or a special character. For each channel, the input data byte is clocked into a FIFO. When K-control is 1, the data on the parallel input is mapped into its corresponding control character. The transmit FIFOs must be initialized upon the deassertion of the RST_N signal.

Receiver Description

Clock recovery is performed by the HSI on the input data stream for each channel of the ORT8850. The recovered data is then aligned to the 10-bit word boundary. Word alignment is accomplished by detecting and aligning to the 8B/10B comma sequence. The HSI will detect and align to either polarity of the comma sequence. The 10-bit word aligned data is then decoded and the 8-bit output is passed to the alignment FIFOs. Each receive channel provides a FIFO in order to adjust for the skew between the channels and ensure that the first valid data following the comma character is transmitted simultaneously from all the channels that are programmed to be aligned.

In the RESET state, each channel is actively searching for the occurence of a comma character. Once the channel is powered up, the comma detect pulse will be found on the doutxx-fp per channel in the FPGA.

Receive Channel Sync Block

In order to account for skews between the channels, it is necessary to align multiple channels on the comma character boundary. The sync algorithm assumes that either all eight channels, two groups of four channels, or four groups of two channels will be aligned. The ORT8850 powers up in the RESET state in which no channel alignment is done.

Generic Backplane Transceiver Application (continued)




Figure 3. 8850 with 8B/10B Coding/Decoding

Backplane Transceiver Core Detailed Description

HSI Macro

The 850 high-speed interface (HSI) provides a physical medium for high-speed asynchronous serial data transfer between ASIC devices. The devices can be mounted on the same PC board or mounted on different boards and connected through the shelf backplane. The 850 CDR macro is an eight-channel clockphase select (CPS) and data retime function with serial-to-parallel demultiplexing for the incoming data stream and parallel-to-serial multiplexing for outgoing data. The macrocell can be used as a eight-channel or 16-channel configuration. The ORT8850 uses an eight-channel HSI macro cell. The HSI macro consists of three functionally independent blocks: receiver, transmitter, and PLL synthesizer as shown in Figure 4.


The PLL synthesizer block generates the necessary 850 MHz clock for operation from a 212 MHz, 106 MHz, or 85 MHz reference. The PLL synthesizer block is a common asset shared by all eight receive and transmit channels. The PLL reference clock must match the interface frequency.

The HSI_RX block receives a differential 850 Mbits/s (or subrates 424 Mbits/s, 212 Mbits/s) serial data without clock at its LVDS receiver input. Based on data transitions, the receiver selects an appropriate 850 MHz clock phase for each channel to retime the data. The retimed data and clock are then passed to the deMUX (deserializer) module. DeMUX module performs serial-to-parallel conversion and provides three possible parallel rates, 212 Mbits/s, 106 Mbits/s, or 85 Mbits/s, where the 106 Mbits/s data is used in SONET mode and the 85 Mbits/s data is used in 8B/10B mode (212 Mbits/s is unused).

The HSI_TX block receives 106 Mbits/s (SONET mode), or 85 Mbits/s (8B/10B mode) parallel data at its input. MUX (serializer) module performs a parallel-to-serial conversion using an 850 MHz clock provided by the PLL/synthesizer block. The resulting 850 Mbits/s serial data stream is then transmitted through the LVDS driver.

The loopback feature built into the HSI macro provides looping of the transmitter data output into the receiver input when desired.

All rate examples described here are the maximum rates possible. The actual HSI internal clock rate is determined by the provided reference clock rate. For example, if a 78 MHz reference clock is provided, the HSI macro will operate at 622 Mbits/s.



5-8592(F).b

Figure 4. HSI Functional Block Diagram

STM Transmitter (FPGA → Backplane)

The synchronous transport module (STM) portion of the embedded core consists of two slices: STM A and B. Each STM slice has four STS-12 transmit channels, which can be treated as a single STS-48 channel. In general, the transmitter circuit receives four byte-wide 77.76 MHz data from the FPGA, which nominally represents four STS-12 streams (A, B, C, and D). This data is synchronized to the system (reference) clock, and an 8 kHz system frame pulse from the FPGA logic. Transport overhead bytes are then optionally inserted into these streams, and the streams are forwarded to the HSI. All byte timing pulses required to isolate individual overhead bytes (e.g., A1, A2, B1, D1—D3, etc.) are generated internally based on the system frame pulse (SYS_FP) received from the FPGA logic. All streams operate byte-wide at 77.76 MHz in all modes. The TOH processor operates from 25 MHz to 77.76 MHz and supports the following TOH signals: A1 and A2 insertion and optional corruption; H1, H2, and H3 pass transparently; BIP-8 parity calculation (after scrambling) and B1 byte insertion and optional corruption (before scrambling); optional K1 and K2 insert; optional S1/M0 insert; optional E1/F1/E2 insert; optional section data communication channel (DCC,


D1—D3) and line data communication channel (DCC, D4—D12) insertion (for intercard communications channel); scrambling of outgoing data stream with optional scrambler disabling; and optional stream disabling. All streams operate byte-wide at 77.76 MHz (622 Mbits/s) or 106.25 MHz (850 Mbits/s) in all modes.

When the ORT8850 is used in nonnetworking applications as a generic high-speed backplane data mover, the TOH serial ports are unused or can be used for slow-speed, off-channel communication between devices. An optional transparent mode is available where only the twelve A1 and twelve A2 bytes are used for frame alignment and synchronization.

Data received on the parallel bus is optionally scrambled and transferred to LVDS outputs.

Byte Ordering Information

The STM macro slice (i.e., A, B) supports quad STS-12, quad STS-3, and quad STS-1 modes of operation on the input/output ports. STS-48 is also supported, but it must be received in the quad STS-12 format. When operating in quad STS-12 mode, each of the independent byte streams carries an entire STS-12 within it. Figure 5 reveals the byte ordering of the individual STS-12 streams and for STS-48 operation. Note that the recovered data will always continue to be in the same order as transmitted.



STS-48 IN QUAD STS-12 FORMAT

1, 12	1, 9	1, 6	1, 3	1, 11	1, 8	1, 5	1, 2	1, 10	1, 7	1, 4	1, 1	→ STS-12 A
2, 12	2, 9	2, 6	2, 3	2, 11	2, 8	2, 5	2, 2	2, 10	2, 7	2, 4	2, 1	→ STS-12 B
3, 12	3, 9	3, 6	3, 3	3, 11	3, 8	3, 5	3, 2	3, 10	3, 7	3, 4	3, 1	→ STS-12 C
4, 12	4, 9	4, 6	4, 3	4, 11	4, 8	4, 5	4, 2	4, 10	4, 7	4, 4	4, 1	→ STS-12 D

QUAD STS-12

5-8574 (F)

Figure 5. Byte Ordering of Input/Output Interface in STS-12 Mode

Transport Overhead for In-Band Communication

The TOH byte can be used for in-band configuration, service, and management since it is carried along the same channel as data. In ORT8850, in-band signaling can be efficiently utilized, since the total cost of overhead is only 3.3%.

Transport Overhead Insertion (Serial Link)

The TOH serial links are used to insert TOH bytes into the transmit data. The transmit TOH data and TOH_CLK_EN get retimed by TOH_CLK in order to meet setup and hold specifications of the device.

The retimed TOH data is shifted into a 288-bit (36-byte by 8-bit) shift register and then multiplexed as an 8-bit bus to be inserted into the byte-wide data stream. Insertion from these serial links or pass-through of TOH from the byte-wide data is under software control.

Transport Overhead Byte Ordering (FPGA to Backplane)

In the transparent mode, SPE and TOH data received on parallel input bus is transferred, unaltered, to the serial LVDS output. However, B1 byte of STS#1 is always replaced with a new calculated value (the 11 bytes following B1 are replaced with all zeros). Also, A1 and A2 bytes of all STS-1s are always regenerated. TOH serial port in not used in the transparent mode of operation.

In the TOH insert mode, SPE bytes are transferred, unaltered, from the input parallel bus to the serial LVDS output. On the other hand, TOH bytes are received from the serial input port and are inserted in the STS-12 frame before being sent to the LVDS output. Although all TOH bytes from the 12 STS-1s are transferred into the device from each serial port, not all of them get inserted in the frame. There are three hard-coded exceptions to the TOH byte insertion:

- Framing bytes (A1/A2 of all STS-1s) are not inserted from the serial input bus. Instead, they can always be regenerated.
- Parity byte (B1 of STS#1) is not inserted from the serial input bus. Instead, it is always recalculated (the 11 bytes following B1 are replaced with all zeros).
- Pointer bytes (H1/H2/H3 of all STS-1s) are not inserted from the serial input bus. Instead, they always flow transparently from parallel input to LVDS output.

In addition to the above hardcoded exceptions, the source of some TOH bytes can be further controlled by software. When configured to be in pass-through mode, the specific bytes must flow transparently from the parallel input. Note that blocks of 12 STS-1 bytes forming an STS-12 are controlled as a whole. There are 15 software controls per channel, as listed below:

- Source of K1 and K2 bytes of the 12 STS-1s (24 bytes) is specified by a control bit (per channel control).
- Source of S1 and M0 bytes of the 12 STS-1s (24 bytes) is specified by a control bit (per channel control).
- Source of E1, F1, E2 bytes of the STS-1s (36 bytes) is specified by a control it (per channel control).
- Source of D1 bytes of the STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D2 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D3 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D4 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D5 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D6 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D7 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D8 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D9 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D10 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D11 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).
- Source of D12 bytes of the 12 STS-1s (12 bytes) is specified by a control bit (per channel control).

TOH reconstruction is dependent on the transmitter mode of operation. In the transparent mode, TOH bytes on LVDS output are as shown in Table 2.

A new capability in the ORT8850 allows the user to choose not to insert the B1 byte and the following 11 bytes of zeros. This option is also available for the A1 and A2 bytes.

Table 2. Transmitter TOH on LVDS Output (Transparent Mode)

A1	A1	A1	A1	A1	A1	A1	A1	A1	A 1	A1	A 1	A2																		
B1	0	0	0	0	0	0	0	0	0	0	0																			
	Red	enera	ated b	vtes.			•	•	•	•	•												•	•		•	•			

Transparent bytes from parallel input port.

In the TOH insert mode of operation, TOH bytes on LVDS output are shown in Table 3. This also shows the order in which data is transferred to the serial TOH interface, starting with the most significant bit of the first A1 byte. The first bit of the first byte is replaced by an even parity check bit over all TOH bytes from the previous TOH frame.

Table 3. Transmitter TOH on LVDS Output (TOH Insert Mode)

A1	A1	A1	A1	A 1	A1	A2																		
B1	0	0	0	0	0	0	0	0	0	0	0	E1	F1											
D1	D1	D1	D1	D1	D1	D1	D1	D1	D1	D1	D1	D2	D3											
H1	H1	H1	H1	H1	H1	H1	H1	H1	H1	H1	H1	H2	Н3	Н3	Н3	Н3	НЗ	Н3	Н3	НЗ	Н3	Н3	Н3	Н3
												K1	K2											
D4	D4	D4	D4	D4	D4	D4	D4	D4	D4	D4	D4	D5	D6											
D7	D7	D7	D7	D7	D7	D7	D7	D7	D7	D7	D7	D8	D9											
D10	D10	D10	D10	D10	D10	D10	D10	D10	D10	D10	D10	D11	D12											
S1	S1	S1	S1	S1	S1	S1	S1	S1	S1	S1	S1	MO	MO	MO	MO	M0	МО	МО	MO	MO	МО	MO	MO	E2

Inserted or transparent bytes. Blocks of 12 STS-1 bytes are controlled as a whole. There are 15 controls/channel: K1/K2, S1/M0, E1/F1/E2, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10,

Transparent bytes (from parallel input port).

Inserted bytes from TOH serial input port

A1/A2 Frame Insert and Testing

The A1 and A2 bytes provide a special framing pattern that indicates where a STS-1 begins in a bit stream. All 12 A1 bytes of each STS-12 are set to 0xF6, and all 12 A2 bytes of the STS-12 are set to 0x28 when not overridden with an user-specified value for testing. The latency from the transmission of the first bit of the A1 byte at the device output pins from the transmit frame pulse (SYS_FP) at the FPGA to embedded core input is between five to seven cycles of fpga_sysclk.

A1/A2 testing (corruption) is controlled per stream by the A1/A2 error insert register. When A1/A2 corruption detection is set for a particular stream, the A1/A2 values in the corrupted A1/A2 value registers are sent for the number of frames defined in the corrupted A1/A2 frame count register. When the corrupted A1/A2 frame count register is set to zero, A1/A2 corruption will continue until the A1/A2 error insert register is cleared. This also allows alternate values to be set for A1 and A2 during normal operation. For the ORT8850, it is optionally possible to not insert A1 and A2.

On a per-device basis, the A1 and A2 byte values are set, as well as the number of frames of corruption. Then, to insert the specified A1/A2 values, each channel has an enable register. When the enable register is set, the A1/A2 values are corrupted for the number specified in the number of frames to corrupt. To insert errors again, the perchannel fault insert register must be cleared, and set again. Only the last A1 and the first A2 are corrupted.

B1 Calculation and Insertion

In a bit interleaved parity -8 (BIP-8) error check set for even parity over all the bits of an STS-1 frame B1 is defined for the first STS-1 in an STS-N only, the B1 calculation block computes a BIP-8 code, using even parity over all bits of the previous STS-12 frame after scrambling and is inserted in the B1 byte of the current STS-12 frame before scrambling. Per-bit B1 corruption is controlled by the force BIP-8 corruption register (register address 0F). For any bit set in this register, the corresponding bit in the calculated BIP-8 is inverted before insertion into the B1 byte position. Each stream has an independent fault insert register that enables the inversion of the B1 bytes. B1 bytes in all other STS-1s in the stream are filled with zeros. For the ORT8850, it is optionally possible to not insert B1 and the subsequent 11 bytes of zeros.

Stream Disable

When disabled via the appropriate bit in the stream enable register, the prescrambled data for a stream is set to all ones, feeding the HSI. The HSI macro is powered down on a per-stream basis, as are its LVDS outputs.

Scrambler

The data stream is scrambled using a frame-synchronous scrambler with a sequence length of 127. The scrambling function can be disabled by software. The generating polynomial for the scrambler is $1 + x^6 + x^7$. This polynomial conforms to the standard SONET STS-12 data format. The scrambler is reset to 1111111 on the first byte of the SPE (byte following the Z0 byte in the twelfth STS-1). That byte and all subsequent bytes to be scrambled are exclusive-ORed, with the output from the byte-wise scrambler. The scrambler runs continuously from that byte on throughout the remainder of the frame. A1, A2, J0, and Z0 bytes are not scrambled.

System Frame Pulse and Line Frame Pulse

System frame pulse (for transmitter) and line frame pulse (for receiver) are generated in FPGA logic. A1/A2 framing is used on the link for locating the 8 kHz frame location. All frames sent to the FPGA are aligned to the FPGA frame pulse LINE_FP which is provided by the FPGA to the STM macro. All frames sent from the

FPGA to the STM will be aligned to the frame pulse SYS_FP that is supplied to the STM macro. In either direction, the system frame pulse and line frame pulse are active for one system clock cycle, indicating the location of A1 byte of STS#1. They are common to all eight channels except when the pointer mover and alignment FIFOs are bypassed. In that case, a line frame pulse for each receive channel is generated by the STM macro and passed to the FPGA interface.

Repeater

This block is essentially the inverse of the sampler block. It receives byte-wide STS-12 rate data from the TOH insert block. In order to support the quad STS-1 and STS-3 modes of operation, the HSI (622 Mbits/s) can be connected to a slower speed device (e.g., 155 Mbits/s or 52 Mbits/s). The purpose of this block is to rearrange the data being fed to the HSI so that each bit is transmitted four or twelve times, thus simulating 155 Mbits/s or 51.84 Mbits/s serial data. For example, in STS-3 mode, the incoming STS-12 stream is composed of four identical STS-3s so only every fourth byte is used. The bit expansion process takes a single byte and stretches it to take up 4 bytes each consisting of

4 copies of the 8 bits from the original byte. In STS-1 mode, every twelfth byte is used and four groups of 3 bytes of the form AAAAAAA, AAAABBB, and BBBBBBB are forwarded to the HSI. An alternate method for supplying STS-1 mode is to set the HSI to run at 207.36 MHz and use the four times repeater function.

STM Receiver (Backplane → FPGA)

Each of the two STM slices of the ORT8850 has four receiving channels that can be treated as one STS-48 stream, or treated as independent channels. Incoming data is received through LVDS serial ports at the data rate of 622 Mbits/s. The receiver can handle the data streams with frame offsets of up to ±12 bytes which would be due to timing skews between cards and along backplane traces or other transmission medium. In order for this multichannel alignment capability to operate properly, it should be noted that while the skew between channels can be very large, they must operate at the exact same frequency (0 ppm frequency deviation), thus requiring that their transmitters be driven by the same clock source. The received data streams are processed in the HSI and the STM, and then passed through the CIC boundary to the FPGA logic.

Framer Block

The framer block takes byte-wide data from the HSI, and outputs a byte-aligned, byte-wide data stream and 8 kHz sync pulse. The framer algorithm determines the out-of-frame/in-frame status of the incoming data and will cause interrupts on both an errored frame and an out-of-frame (OOF) state. The framer detects the A1/A2 framing pattern and generates the 8 kHz frame pulse. When the framer detects OOF, it will generate an interrupt. Also, the framer detects an errored frame and increments an A1/A2 frame error counter. The counter can be monitored by a processor to compile performance status on the quality of the backplane.

Because the ORT8850 is intended for use between it and another ORT8850 or other devices via a backplane, there is only one errored frame state. Thus, after two transitions are missed, the state machine goes into the OOF state and there is no severely errored frame (SEF) or loss-of-frame (LOF) indication.

B1 Calculate

Each Rx block receives byte-wide scrambled 77.76 MHz data and a frame sync from the framer. Since each HSI is independently clocked, the Rx block operates on individual streams. Timing signals required to locate overhead bytes to be extracted are generated internally based on the frame sync. The Rx block produces byte-wide (optionally) descrambled data and an output frame sync for the alignment FIFO block. The frame sync signals are also sent to the FPGA logic for use when the alignment FIFO block is bypassed.

The B1 calculation block computes a BIP-8 (bit interleaved parity 8 bits) code, using even parity over all bits of the previous STS-12 frame before descrambling; this value is checked against the B1 byte of the current frame after descrambling. A per-stream B1 error counter is incremented for each bit that is in error. The error counter may be read via the CPU interface.

Descrambling. The streams are descrambled using a frame synchronous descrambler with a sequence length of 127 with a generating polynomial of $1 + x^6 + x^7$. The A1/A2 framing bytes, the section trace byte (J0) and the growth bytes (Z0) are not descrambled. The descrambling function can be disabled by software.

Sampler. This block operates on the byte-wide data directly from the HSI macro. The HSI external interface always runs at 622 Mbits/s (STS-12), or 850 Mbits/s, but it can be connected directly to a 155 Mbits/s STS-3 stream or a 51.84 Mbits/s STS-1 stream. If connected to either a 155 Mbits/s or 51.84 Mbits/s stream, each incoming data is received either 4 or 12 times respectively. This block is used to return the byte stream to the expected STS-12 format. The mode of operation is controlled by a register and can either be STS-12 (pass-through), STS-3 (every fourth bit), or STS-1 (every twelfth bit). The output from this block is not bitaligned (i.e., an 8-bit sample does not necessarily contain an entire SONET byte), but it is in standard SONET STS-12 format (i.e., four STS-3s or 12 STS-1s) and is suitable for framing.

AIS-L Insertion. Alarm indication signal (AIS) is a continuous stream of unframed 1s sent to alert downstream equipment that the near-end terminal has failed, lost its signal source, or has been temporarily taken out of service. If enabled in the AIS_L force register, AIS-L is inserted into the received frame by writing all ones for all bytes of the descrambled stream.

AIS-L Insertion on Out-of-Frame. If enabled via a register, AIS-L is inserted into the received frame by writing all ones for all bytes of the descrambled stream when the framer indicates that an out-of-frame condition exists.

Internal Parity Generation

Even parity is generated on all data bytes and is routed in parallel with the data to be checked before the protection switch MUX at the parallel output.

Transport Overhead Extraction

Transport overhead is extracted from the receive data stream by the TOH extract block. The incoming data gets loaded into a 36-byte shift register on the system clock domain. This, in turn, is clocked onto the TOH clock domain at the start of the SPE time, where it can be clocked out.

During the SPE time, the receiver TOH frame pulse is generated, RX_TOH_FP, which indicates the start of the row of 36 TOH bytes. This pulse, along with the receive TOH clock enable, RX_TOH_CK_EN, as well as the TOH data, are all launched on the rising edge of the TOH clock TOH CLK.

TOH Byte Ordering

The TOH processor is responsible for dropping all TOH bytes of each channel through one of four corresponding serial ports. The four TOH serial ports are synchronized to the TOH clock (the same clock that is being used by the serial ports on the transmitter side). This free-running TOH clock is provided to the core by external circuitry and operates at a minimum frequency of 25 MHz and a maximum frequency of 77.76 MHz. Data is transferred over serial links in a bursty fashion as controlled by the Rx TOH clock enable signal, which is generated by the ASIC and common to the four channels. All TOH bytes of STS-12 streams are transferred over the appropriate serial link in the same order in which they appear in a standard STS-12 frame. Data transfer should be preformed on a row-by-row basis such that internal data buffering needs is kept to a minimum. Data transfers on the serial links will be synchronized relative to the Rx TOH frame signal.

Receiver TOH Reconstruction

Receiver TOH reconstruction on output parallel bus is as shown in the following table (if the pointer mover is not bypassed).

Table 4. Receiver TOH (Output Parallel Bus)

A1	A2	0	0	0	0	0	0	0	0	0	0	0	0																						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
H1	H2	Н3	НЗ	Н3																															
0	0	0	0	0	0	0	0	0	0	0	0	K1	0	0	0	0	0	0	0	0	0	0	0	K2	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Regenerated bytes.

Regenerated bytes (under pointer generator control, SS bits must be transparent, AIS-P must be supported).

Bytes taken from elastic store buffer, on negative stuff opportunity-else, forced to all zeros.

Transparent or all zeros (K1/K2 are either taken from K1/K2 buffer or forced to all zeros-soft, control). In transparent mode, AIS-L must be supported.

All zero bytes.

On the TOH serial port, all TOH bytes are dropped as received on the LVDS input (MSB first). The only exception is the most significant bit of byte A1 of STS#1, which is replaced with an even parity bit. This parity bit is calculated over the previous TOH frame. Also, on AIS-L (either resulting from LOF or forced through software), all TOH bits are forced to all ones with proper parity (parity automatically ends up being set to 1 on AIS-L).

Special TOH Byte Functions

K1 and K2 Handling. The K1 and K2 bytes are used in automatic protection switch (APS) applications. K1 and K2 bytes can be optionally passed through the pointer mover under software control, or can be set to zero with the other TOH bytes.


A1 and A2 Handling. As discussed previously, the A1 and A2 bytes are used for a framing header. A1 and A2 bytes are always regenerated and set to hexadecimal F6 and 28, respectively.

SPE and C1J1 Outputs. These two signals for each channel are passed to the FPGA logic to allow a pointer processor or other function to extract payload without interpreting the pointers. For the ORT8850, each frame has 12 STS-1s. In the SPE region, there are 12 J1 pulses for each STS-1s. There is one C1(J0, new SONET specifications use J0 instead of C1 as section trace to identify each STS-1 in an STS-N) pulse in the TOH area for one frame. Thus, there is a total of 12 J1 pulses and one C1(J0) pulse per frame. C1(J0) pulse is coincident with the J0 of STS1 #1. In each frame, the SPE flag is active when the data stream is in SPE area. SPE behavior is dependent on pointer movement and concatenation. Note that in the TOH area, H3 can also carry valid data. When valid SPE data is carried in this H3 slot, SPE is high in this particular TOH time slot. In the SPE region, if there is no valid data during any SPE column, the SPE signal will be set to low. SPE allows a pointer processor to extract payload without interpreting the pointers. The SPE and C1J1 functionality are described in Table 5. For generic data operation, valid data is available when SPE is 1 and the C1J1 signal is ignored.

Table 5. SPE and C1J1 Functionality

SPE	C1J1	Description
0	0	TOH information excluding C1(J0) of STS1 #1.
0	1	Position of C1(J0) of STS1 #1 (one per frame). Typically used to provide a unique link identification (256 possible unique links) to help ensure cards are connected into the backplane correctly or cables are connected correctly.
1	0	SPE information excluding the 12 J1 bytes.
1	1	Position of the 12 J1 bytes.

Note:The following rules are observed for generating SPE and C1J1 signals: on occurrence of AIS-P on any of the STS-1, there is no corresponding J1 pulse. In case of concatenated payloads (up to STS48c), only the head STS-1 of the group has an associated J1 pulse. C1J1 signal tracks any pointer movements. During a negative justification event, SPE is set high during the H3 byte to indicate that payload data is available. During a positive justification event, SPE is set low during the positive stuff opportunity byte to indicate that payload data is not available.




Note

C1J1 signal behavior shown in this figure is just for illustration purposes: C1 pulse position must always be as shown; however, position of J1 pulses vary based on path overhead location of each STS-1 within the STS-12 stream.

C1J1 signal must always be active during C1(J0) time slot of STS#1.

C1J1 signal must also be active during the twelve J1 time slots. However, C1J1 must not be active for any STS-1 for which AIS-P is generated. Also, on concatenated payloads, only the head of the group must have a J1 pulse.

Figure 6. SPE and C1J1 Functionality



Note

SPE signal behavior shown in this figure is just for illustration purposes: SPE behavior is dependent on pointer movements and concatenation. SPE signal must be high during negative stuff opportunity byte time slots (H3) for which valid data is carried (negative stuffing). SPE signal must be low during positive stuff opportunity byte time slots for which there is no valid data (positive stuffing).

Figure 7. SPE Stuff Bytes

STM FIFO Alignment (Backplane → FPGA)

The alignment FIFO allows the transfer of all data to the system clock. The FIFO sync block (Figure 8) allows the system to be configured to allow the frame alignment of multiple slightly varying data streams. This optional alignment ensures that matching STS-12 streams will arrive at the FPGA end in perfect data sync. The frame alignment is configurable to allow for the possibility of fully independent (i.e., total frame misalignment) STS-12s.




Figure 8. Interconnect of Streams for FIFO Alignment

The incoming data from the HSI (also referred to as CDRM850) can be separated into four STS-12 channels (A, B, C, and D) per slice. Thus, there are STS-12 channels AA to AD from slice A of the STM and STS-12 channels BA to BD of slice B. These streams can be frame-aligned in the following patterns: in STS-48 mode, all four STS-12s of each STM slice are aligned with each other (i.e., AA, AB, AC, AD). Optionally, in STS-48 mode, all eight STS-12s (STMs A and B) can be aligned (to allow hitless switching at the STS-48 level). Multiple devices can be aligned to enable STS-192 or higher modes. Streams can also be aligned on a twin STS-12 basis. There is also a provision to allow certain streams to be disabled (i.e., not producing interrupts or affecting synchronization). These streams can be enabled at a later time without disrupting other streams. If the selected stream needs to be a part of a bigger group (i.e., STM A), then either the entire group must be resynched or the affected stream must have been in the correct mode (i.e., align all STM A) when the initial synchronization was performed. As long as

all four streams in STM A are in the correct mode when synchronization takes place, then those streams may be enabled or disabled without affecting synchronization.

These streams can be frame-aligned in the patterns shown in Figure 10, Figure 9, and Figure 11.




Figure 9. Example of Inter-STM Alignment




Figure 10. Example of Intra-STM Alignment




Figure 11. Example of Twin STS-12 Stream Alignment

The FIFO block consists of a 24-bit by 10-bit FIFO per link. This FIFO is used to align up to ±154.3 ns of interlink skew and to transfer to the system clock. The FIFO sync circuit takes metastable hardened frame pulses from the write control blocks and produces sync signals that indicate when the read control blocks should begin reading from the first FIFO location. On top of the sync signals, this block produces an error indicator which indicates that the signals to be aligned are too far apart for alignment (i.e., greater than 18 clocks apart). Sync and error signals are sent to read control block for alignment. The read control block is synched only once on start-up; any further synchronization is software controlled. The action of resynching a read control block will always cause loss of data. A register allows the read control block to be resynched.

STM Link Alignment

The general operation of the link alignment algorithm is to wait 12 clocks (i.e., half the FIFO) from the arriving frame pulse and then signal the read control block to begin reading. For perfectly aligned frame pulses across the links, it is simply a matter of counting down 12 and then signaling the read control block.

The algorithm down counts by one until all of the frame pulses have arrived and then by two when they are all present. For example (Figure 12), if all pulses arrive together, then alignment algorithm would count 24 (12 clocks); if, however, the arriving pulses are spread out over four clocks, then it would count one for the first four pulses and then two per clock afterward, which gives a total of 14 clocks between first frame pulse and the first read. This puts the center of arriving frame pulses at the halfway point in the buffer. This is the extent of the algorithm, and it has no facility for actively correcting problems once they occur.

The write control block receives byte-wide data at 77.76 MHz and a frame pulse two clocks before the first A1 byte of the STS-12 frame. It generates the write


address for the FIFO block. The first A1 in every STS-12 stream is written in the same location (address 0) in the FIFO. Also, a frame bit is passed through the FIFO along with the first byte before the first A1 of the STS-12. The read control block synchronizes the reading of the FIFO for streams that are to be aligned. Reading begins when the FIFO sync signals that all of the applicable A1s and the appropriate margin have been written to the FIFO. All of the read blocks to be synchronized begin reading at the same time and same location in memory (address 0).

The alignment algorithm takes the difference between read address and write address to indicate the relative clock alignments between STS-12 streams. If this depth indication exceeds certain limits (12 clocks), then an interrupt is given to the microprocessor (alignment overflow). Each STS-12 stream can be realigned by software if it gets too far out of line (this would cause a loss of data). For background applications that have less than 154.3 ns of interlink skew, misalignment will not occur.


STM Link Alignment Setup

In order to ensure proper operation of the STM Link Alignment capability, the following setup procedures should be followed after the enabled channels have a valid frame pulse:

- 1. Put all of the streams to be aligned, including disabled streams, into their required alignment mode.
- Force AIS-L in all streams to be synchronized (refer to register map, write 0x01 to DB6 or register 0x30020, 0x30038, 0x30050, 0x30068, 0x30080, 0x30098, 0x300B0, and 0x300C8).
- 3. Wait four frames. Write a 0x01 to the FIFO alignment resync register bits as required in register 0x30017 or 0x30018. Wait four frames.
- Release the AIS-L in all streams (write 0x00 to DB6 or register 0x30020, 0x30038, 0x30050, 0x30068, 0x30080, 0x30098, 0x300B0, and 0x300C8). This procedure allows normal data flow through the embedded core.



PERFECTLY ALIGNED FRAMES



4-BYTE SPREAD IN ARRIVING FRAMES

5-8584 (F)

Figure 12. Examples of Link Alignment

8B/10B Transmitter (FPGA → Backplane)

For each channel, an 8B/10B encoder can be enabled in place of the STM transmitter. This block receives 8-bit data from the FPGA interface, encodes it into a 10-bit code, and then sends this 10-bit code to the HSI block for serialization and transmission from the ORT8850. This 8-bit to 10-bit encoding provides for guaranteed transmission of a large number of transmissions to allow for easy recovery by a CDR on the other end of the backplane or transmission medium, and also allows for the insertion of control characters. These control characters have many uses, including their use in the ORT8850 to align 10-bit word boundries and perform multi-channel alignments, as will be discussed in the 8B/10B receiver section.

The data input to the transmitter of each channel from the FPGA logic is an 8-bit word and K-control input. The K-control input is used to designate data or a special character, where a logic 1 indicates that the data should be mapped to a control character. The following table shows this mapping that is supported. Two different codings are possible for each data value and are shown as encoded word (+) and encoded word (-). The transmitter selects between the positive or negative encoded word based on the calculated disparity of the present data.

Table 6	. Valid	Special	Characters
---------	---------	---------	------------

K character	HGF EDCBA	K control	Encoded Word (-)	Encoded Word (+)
K Character	765 43210	K Control	abcdei fghj	abcdei fghj
K28.0	000 11100	1	001111 0100	110000 1011
K28.1	001 11100	1	001111 1001	110000 0110
K28.2	010 11100	1	001111 0101	110000 1010
K28.3	011 11100	1	001111 0011	110000 1100
K28.4	100 11100	1	001111 0010	110000 1101
K28.5	101 11100	1	001111 1010	110000 0101
K28.6	110 11100	1	001111 0110	110000 1001
K28.7	111 11100	1	001111 1000	110000 0111
K23.7	111 10111	1	111010 1000	000101 0111
K27.7	111 11011	1	110110 1000	001001 0111
K29.7	111 11101	1	101110 1000	010001 0111
K30.7	111 11110	1	011110 1000	100001 0111

It should also be noted that the data is serialized in the reverse order from the STM block, where dinxy[0] is transmitted first (the 8B/10B receive block also deserializes in the reverse order of the STM receive block).

8B/10B Receiver (Backplane → FPGA)

Instead of using the STM receiver block in the ORT8850, a separate decoder block is available to allow for receiving data that has been encoded using a standard 8B/10B encoder. This encoding/decoding scheme also allows for the transmission of special characters and allows for error detection.

Clock recover for the 8B/10B decoder is performed by the HSI block for each of the eight receive channels in the ORT8850. This recovered data is then aligned to a 10-bit word boundry by detecting and aligning to the commacodeword. Word alignment is done to either polarity of this codeword. The 10-bit code word is passed to the decoder, which provides an 8-bit byte of data and a COMMADET signal to the multi-channel alignment block. In 8B/10B mode, the receiver can handle ± 12 bytes of skew between channels which would be due to timing skews between cards and along backplane trace or other transmission medium. In order for this multi-channel alignment capability to operate properly, it should be noted that while the skew between channels can be very large, they must operate at the exact same frequency (0 ppm frequency deviation), thus requiring their transmitters to be driven by the same clock source. This alignment FIFO can be bypassed. The COMMADET signal is also provided to the FPGA logic per channel on the signal doutxy_fp, where x designates either four-channel macro A or B, while y designates the channel (A, B, C, D) in each macro.

8B/10B Link Alignment Setup

In order to align the receive channels in 8B/10B mode, the following procedure should be followed:

- 1. Enable 8B/10B mode for all eight channels by setting the EN10BIT found at control register address 0xe0 (bit # 1).
- 2. Enable the ENCOMMA bits for all used channels at control register address 0x300e3 (one bit per channel).
- 3. Put all of the streams to be aligned, including disabled streams, into their required alignment mode.
- 4. Transmit at least 100 packets across each link to be aligned.
- 5. Write a 0x01 to the FIFO alignment resync register bits as required in control register 0x30017 or 0x30018.

Pointer Mover Block (Backplane → FPGA)

The pointer mover maps incoming frames to the line framing that is supplied by the FPGA logic. There is a separate pointer mover for the two STM macro slices, A and B, each of which handles up to one STS-48 (four channels), but there is only one line frame pulse imput (line_fp) shared by both pointer mover blocks. The K1/K2 bytes and H1-SS bits are also passed through to the pointer generator so that the FPGA can receive them. The pointer mover handles both concatenations inside the STS-12, and to other STS-12s inside the core.

The pointer mover block can correctly process any length of concatenation of STS frames (multiple of three) as long as it begins on an STS-3 boundary (i.e., STS-1 number one, four, seven, ten, etc.) and is contained within the smaller of STS-3, 12, or 48. See details in Table 7.

Table 7. Valid Starting Positions for an STS-Mc

STS-1 Number	STS-3cSPE	STS-6cSPE	STS-9cSPE	STS-12cSPE	STS-15cSPE	STS-18c to STS-48c SPEs
1	Yes	Yes	Yes	Yes	Yes	Yes
4	Yes	Yes	Yes	No	Yes	_
7	Yes	Yes	No	No	Yes	_
10	Yes	No	No	No	Yes	_
13	Yes	Yes	Yes	Yes	Yes	_
16	Yes	Yes	Yes	No	Yes	_
19	Yes	Yes	No	No	Yes	_
22	Yes	No	No	No	Yes	_
25	Yes	Yes	Yes	Yes	Yes	_
28	Yes	Yes	Yes	No	Yes	_
31	Yes	Yes	No	No	Yes	_
34	Yes	No	No	No	Yes	No
37	Yes	Yes	Yes	Yes	No	No
40	Yes	Yes	Yes	No	No	No
43	Yes	Yes	No	No	No	No
46	Yes	No	No	No	No	No

Note:

Yes = STS-Mc SPE can start in that STS-1.

No = STS-Mc SPE cannot start in that STS-1.

— = Yes or no, depending on the particular value of M.

Pointer Interpreter State Machine. The pointer interpreter's highest priority is to maintain accurate data flow (i.e., valid SPE only) into the elastic store. This will ensure that any errors in the pointer value will be corrected by a standard, fully SONET compliant, pointer interpreter without any data hits. This means that error checking for increment, decrement, and new data flag (NDF) (i.e., 8 of 10) is maintained in order to ensure accurate data flow. A single valid pointer (i.e., 0—782) that differs from the current pointer will be ignored. Two consecutive incoming valid pointers that differ from the current pointer will cause a reset of the J1 location to the latest pointer value (the generator will then produce an NDF). This block is designed to handle single bit errors without affecting data flow or changing state.

The pointer interpreter has only three states (NORM, AIS, and CONC). NORM state will begin whenever two consecutive NORM pointers are received. If two consecutive NORM pointers that both differ from the current offset are received, then the current offset will be reset to the last received NORM pointer. When the pointer interpreter changes its offset, it causes the pointer generator to receive a J1 value in a new position. When the pointer generator gets an unexpected J1, it resets its offset value to the new location and declares an NDF. The interpreter is only looking for two consecutive pointers that are different from the current value. These two consecutive NORM pointers do not have to have the same value. For example, if the current pointer is ten and a NORM pointer with offset of 15 and a second NORM pointer with offset of 25 are received, then the interpreter will change the current pointer to 25. The receipt of two consecutive CONC pointers causes CONC state to be entered. Once in this state, offset values from the head of the concatenation chain are used to determine the location of the STS SPE for each STS in the chain. Two consecutive AIS pointers cause the AIS state to occur. Any two consecutive normal or concatenation pointers will end this AIS state. This state will cause the data leaving the pointer generator to be overwritten with 0xFF.




Figure 13. Pointer Mover State Machine

Pointer Generator. The pointer generator maps the corresponding bytes into their appropriate location in the outgoing byte stream. The generator also creates offset pointers based on the location of the J1 byte as indicated by the pointer interpreter. The generator will signal NDFs when the interpreter signals that it is coming out of AIS state. The pointer generator resets the pointer value and generates NDF every time a byte marked J1 is read from the elastic store that doesn't match the previous offset.

Increment and decrement signals from the pointer interpreter are latched once per frame on either the F1 or E2 byte times (depending on collisions); this ensures constant values during the H1 through H3 times. The choice of which byte time to do the latching on is made once when the relative frame phases (i.e., received and system) are determined. This latch point is then stable unless the relative framing changes and the received H byte times collide with the system F1 or E2 times, in which case the latch point would be switched to the collision-free byte time.

There is no restriction on how many or how often increments and decrements are processed. Any received increment or decrement is immediately passed to the generator for implementation regardless of when the last pointer adjustment was made. The responsibility for meeting the SONET criteria for maximum frequency of pointer adjustments is left to an upstream pointer processor.

When the interpreter signals an AIS state, the generator will immediately begin sending out 0xFF in place of data and H1, H2, H3. This will continue until the interpreter returns to NORM or CONC (pointer mover state machine) states and a J1 byte is received.

Receive Bypass Options and FPGA Interface

Not all of the blocks in the receive direction are required to be used. The following bypass options are valid in the receive (backplane \rightarrow FPGA) direction:

- STM Pointer Mover bypass:
 - In this mode, data from the alignment FIFOs is transferred to the FPGA logic. All channels are synchronous to the fpga_sysclk signals driven to the FPGA logic, as is also the case when the pointer mover is not bypassed. During bypass SPE, C1J1, and data parity signals are not valid. When the pointer mover is bypassed, a frame pulse from aligned channels (doutxy_fp) is provided by the embedded core. When the pointer mover is used, the FPGA logic provides the frame pulse on the line fp signal.
- STM Pointer Mover and Alignment FIFO bypass:
 - In this mode, data from the framer block is transferred to the FPGA logic. All channels supply data and frame pulses synchronous with their individual recovered clock (cdr_clk_xy) per channel. During bypass, SPE, C1J1, and data parity signals are not valid.
- 8B/10B Alignment FIFO bypass:
 - When in 8B/10B mode, the data from the 8B/10B decoder is passed to the FPGA logic if the alignment FIFO is bypassed. All channels suppply data and COMMADET signals synchronous with their individual recovered clock (cdr_clk_xy) per channel. When not bypassed, the 8B/10B alignment clock provides all channels and a COMMADET signal synchronous to the fpga_sysclk signal to the FPGA logic.

Powerdown Mode

Powerdown mode will be entered when the corresponding channel is disabled. Channels can be independently enabled or disabled under software control.

Parallel data bus output enable and TOH serial data output enable signals are made available to the FPGA logic. The HSI macrocell's corresponding channel is also powered down. The device will power up with all eight channels in powerdown mode.

STM Redundancy and Protection Switching

The ORT8850 supports STS-12/STS-48 redundancy by either software or hardware control for protection switching applications. For the transmitter mode, no additional functionality is required for redundant operation. For receiving data, STS-12 and STS-48 data redundancy can be implemented within the same device, while STS-192 and above data stream requires multiple ORT8850 devices to support redundancy.

In STS-12 mode, the channel A receive data bus port is used for both channel A and channel B. Similarly, the channel C receive data bus port is used for both channel C and channel D. Channel B and channel D become the redundant channels. The channel B and channel D receive data bus ports are unused. Soft registers provide independent control to the protection switching MUXes for both parallel data ports and serial TOH data ports. When direct hardware control for protection switching is needed, external protection switch pins are available for channels A and B, and also channels C and D. The external protection switch pins only support parallel SPE/TOH data protection switching, but not the serial TOH data. these protection switching pins are listed in Table 28 as prot_switch_xx.

For STS-48 redundancy, the two 4-channel macro blocks are both used: four channels for work and four channels for protect. The switching between work and protect is extended to either be between four-channel macros or between the A/B and C/D channels within both macros.

In STS-192 mode, multiple independent devices are required to work and protect for redundancy. Parallel and serial port output pins on the FPGA side should be 3-stated as the basis for supporting redundancy. The existing local bus enable signals at the CIC can be used as 3-state controls for FPGA data bus if needed, which can be easily accessed by software control. Users can also create their own protection switch 3-state enable signals either in FPGA logic or external to the device, depending on the specific application.

The STM protection switch circuitry is not available in 8B/10B mode or STM pointer mover and alignment FIFO bypass mode. It is available when only the pointer mover is bypassed.

LVDS Protection Switching

Each SERDES link sends and receives data on two LVDS buffers. For example, data is transmitted through SERDES AA to tx_b[0] as the work link and tx_c[0] as the protect link. Data is received through two LVDS buffers and a switch is provided to select between the work and protect buffer. The signal lvds_prot_aa provided in the FPGA logic selects between the work link buffer (rx_b[0]) and the protect link buffer (rx_c[0]). These signals select the protect link when high and the work link when low.

LVDS protection switching can be used in either 8B/ 10B mode or when using STM. STM redundancy and protection switching discussed in the previous section can only be used with the STM. LVDS protection switching can also be switched using software control. Consult the memory map in Table 10 for more information.

RapidIO Interface to Pi-Sched

Overview

The ORT8850 includes three byte-wide, full-duplex DDR *RapidIO* interfaces running at up to 311 MHz (622 Mbits/s) per line for a total of 5.0 Gbits/s for each interface. Each input and output interface includes byte-wide data, one control signal (such as start-of-cell), and one clock signal. One of the three *RapidIO* interfaces is always available. The other two *RapidIO* interface are available only if the eight CDR channels are not being used.

One function of the ORT8850 is to interface with the protocol independent scheduler (Pi-Sched) device on a port card. The Pi-Sched IC is part of the high-speed switching (HSSW) family of devices. It offers a highly integrated, innovative, and complete VLSI solution for implementing the scheduling and buffer management functionality of a cell (e.g., ATM) or packet (e.g., IP) switching system port at OC-48c.

The RapidIO in the ORT8850 will support the dedicated receive and transmit interfaces for off-chip communication. Both interfaces drive or receive off-chip through LVDS I/O pads. The LVDS I/Os are fully terminated on-chip to allow for driving high-speed parallel backplanes at speeds up to 311 MHz. Internally, each 8-bit RapidIO interface is connected to a 32-bit interface which is single-edge clocked and connected to the

FPGA logic array. For example, byte-wide 311 MHz DDR data is converted to 155 MHz 32-bit wide data at the FPGA interface.

The primary task of the RapidIO is to process bytes of data known as octets transmitted as a group known as a cell. An octet is described as 8 bits found within a cell. Once the first octet of a cell is received, subsequent octets are part of an uninterrupted data stream until the entire cell has been received. The beginning of the next cell will determine the boundary of the previous cell. The beginning of a cell is indicated by a pulse on the start-of-cell, SOC signal. The SOC signal always accompanies the cell data. At the I/O boundary, cell data is present on an 8-bit data bus with the first octet and SOC aligned with the rising edge of the clock. At the FPGA end, cell data is present on a 32-bit data bus. Thus, the RapidIO is used to translate between the 32-bit data bus and the 8-bit I/O data bus while monitoring the integrity of the cells being processed.

Receive Cell Interface

The receive interface performs demultiplexing from four sequential octets of eight pairs of LVDS pins using both edges of the high-speed clock onto internal 32-bit buses at the low-speed clock. The interface includes the following signals (see Figure 14):

- One LVDS clock pair running at 120 MHz—311 MHz.
 Its relationship is intended to be in the eye of the receive cell data.
- One LVDS start-of-cell pair, which indicates that word 0 of a data cell is on the receive data port.
- Eight LVDS data pairs, double-edge clocked by the LVDS clock.

The eight LVDS data pairs are double-edge clocked by the LVDS receive clock (RXCLK). The RXCLK is aligned to the center of the eye of the received data and start-of-cell (RXD and RXSOC). To achieve optimal timing margin, the receiver is required to maintain this alignment. The *RapidlO* interface requires that the SOC spacing is an integer multiple of two clock cycles for proper operation and that SOCs occur only on the rising edge of the receive clock (RXCLK).

RapidIO Interface to Pi-Sched (continued)




Figure 14. RapidIO Receive Cell Interface

Octets and Start of Cell

Cells will be transmitted on the high-speed LVDS inputs as octets. The first octet o0 (consisting of d0_0, d1_0 . . . d7_0) will be present on bits 31:24 on the low-speed 32-bit FPGA bus. Similarly, octet o1 (consisting of d0_1, 1_1 . . . d7_1) will be present on bits 23:16 on the 32-bit bus. Thus, octets will always be transmitted from first octet to last. The minimum number of octets present on the high-speed ports should always be divisible by 4, evenly representing the relationship with the 32-bit core of the ASIC interface. The start-of-cell signal is always aligned with the first octet of each cell. Once the first octet of a cell is received, subsequent octets are part of an uninterrupted data stream until the entire cell has been received. The number of octets in a cell is determined by the register bits OCELLSIZE. The *RapidIO* can support varying minimum cell sizes from four octets up to 124 in increments of 4. The *RapidIO* is programmed with the cell size by writing to the OCELLSIZE register via the microprocessor interface. If the transmitted cell size is less than the programmed cell size, a violation occurs and the IRXSOCVIOL flag is active. This flag can be ignored if a given minimum cell size is not needed.

RapidIO Interface to Pi-Sched (continued)




Figure 15. RapidIO Transmit Cell Interface

Transmit Cell Interface

The transmit interface performs multiplexing of 32 bits of low-speed data onto four sequential octets of eight pairs of LVDS signal pins using both edges of a high-speed clock. The transmitter module consists of the following ten LVDS signal pairs (see Figure 15):

- Eight LVDS data pairs (TXD), double-edge clocked by the LVDS clock TXCLK. The data pairs carry biphase data at 120 MHz—311 MHz.
- One start-of-cell LVDS pair that indicates that octet 0 of a data cell is on TXD. The transitions of this signal are at 90 degrees also with the crossing points of the LVDS clock (TXCLK).
- One LVDS clock pair output TXCLK operating at 120 MHz—311 MHz. Its relationship is intended to be exactly in 90 degree phase with the transitions of TXD data and TXSOC.

The high-speed data outputs (TXD[0:7]) as well as the start-of-cell signal TXSOC are generated as a result of the positive edge of PFCLK. This is accomplished by multiplexing between the even and odd bytes of the data at a 1/2 PFCLK rate. PFCLK is derived from the internal PLL and operates at 4x the base frequency or between 240 MHz and 284 MHz. The PFCLK is expected to have a duty cycle of 47% to 53% with no more than ± 150 ps of jitter. The duty cycle of PFCLK will directly affect the accuracy of the high-speed clock and its ability to maintain the eye of the data. The 90 degree phase shift of the output clock puts TXCLK in the eye of the data.

RapidIO Interface to Pi-Sched (continued)

Table 8. RapidIO Signals to/from FPGA

Interface Name (All End with _A, _B, or _C Depending on Channel)	From FPGA	To FPGA	Description
Receive Cell Interface			
ZRXD<31:0>		32	32-bit data from the receive module. The bus contains four octets and reflects data received via the high-speed RXD data bus.
ZRXSOC	_	1	Indicates the presence of the first octet of a new cell within the first 32-bit data word on the bus RXD in bit positions [31:24].
ZRXSOCVIOL	_	1	Indicates a minimum cell violation within the receive module. This signal will transition active-high coincident with RXSOC. An active state signals the new cell overran the previous cell, and the previous cell is in violation of the minimum cell size.
ZRXALNVIOL	_	1	Signals an alignment error. An active state signals RXSOC was captured on a negative RXCLK edge. The violation condition on this signal will stay high for a single WRXCLK_[chan]_FPGA cycle coincident with RXSOC.
ZCLKSTAT		_	Indicates the loss or absence of a clock on the LVDS clock (RXCLK). This signal will be present for the duration of the absence of the clock, following a period to validate its absence.
CSYSENB	1	_	System cell processing enable. After reset is released, drive this signal high when the <i>RapidIO</i> is ready to transmit cells. This signal should be active after all control signals into the <i>RapidIO</i> are stable.
RSTN_RX	1	_	Synchronous reset for all memory elements clocked by WRXCLK_[chan]_FPGA (derived from PLL).
WRXCLK_[chan]_FPGA		1	Derived from high-speed LVDS clock RXCLK (RXCLK/2).
Transmit Cell Interface			
UTXD[31:0]	32	_	Transmit data bs containing four octets synchronized with the rising edge of the 60 MHz—146 MHz WUTXCLK_FPGA (derived from PLL) is clocked into the transmit FIFO within the <i>RapidIO</i> .
UTXSOC	1	_	Start of cell, originating within core, synchronized with the rising edge of WUTXCLK_FPGA into the transmit FIFO. Indicates the first data word on TXD bus includes the first octet of a new cell in bit positions [31:24].
RSTN_UTX	1	_	Synchronous reset for all memory elements in the WUTXCLK domain.
UTXTRISTN	1	_	Output 3-state enable (active-low). When active, the TXD, TXSOC, and TXCLK LVDS drivers are 3-stated. 0: 3-state TXD, TXSOC and TXCLK drivers. 1: Normal operation.
FPGA Interface Clocks ((Common t	o All Chanı	nels)
WUTXCLK_FPGA	_	1	One X core clock generated from an internal PLL circuit. Synchronous to UTXD and UTXSOC data inputs.
HALFCLK_FPGA		1	1/2 X main PLL output clock. Phase-aligned with PFCLK. Nominal frequency = 30 MHz to 73 MHz. Duty cycle spec = 47%/53%.

RapidIO Interface to Pi-Sched (continued)

Table 9. Signals Used as Register Bits

Register Bit(s)	Description
OSHLBENB	Used during the internal built-in self-test mode. Indicates that the single-ended versions of the transmit module outputs should be looped back into the single-ended inputs of the receive module. OSHLENB = 0: No loopback. OSHLENB = 1: Loopback.
OCELLSIZE[4:0]	This value indicates the minimum cell size and will be used to detect cell underrun errors. This value should be set and stable prior to initialization of operation and stable thereafter.
OTESTENB	Enables the internal self-test of the <i>RapidIO</i> block. Two loopback paths exist during test, internal and external. During both tests, data is passed through all modules and verified.
ITESTDONE	Indicates the completion of the internal test. Only valid during a test when OTESTENB is high. ITESTDONE = 0: Test running. ITESTDONE = 1: Test complete.
ITESTPASS	Indicates the success of the internal test. This signal is valid only when ITESTDONE is high. ITESTPASS = 0: Test failed. ITESTPASS = 1: Test passed.
TRISTN	Active-low. 3-state override for transmit outputs. This signal is ignored during reset, but takes priority over all 3-state control signals when active.

Memory Map

Definition of Register Types

There are six structural register elements: sreg, creg, preg, iareg, isreg, and iereg. There are no mixed registers in the chip. This means that all bits of a particular register (particular address) are structurally the same. All of these registers are accessed via the FPGA system bus which, in turn, can be accessed by the MPI block or through FPGA logic.

Table 10. Structural Register Elements

Element	Register	Description
sreg	Status Register	A status register is read only, and, as the name implies, is used to convey the status information of a particular element or function of the ORT8850 core. The reset value of an sreg is really the reset value of the particular element or function that is being read. In some cases, an sreg is really a fixed value; an example of which is the fixed ID and revision registers.
creg	Control Register	A control register is read and writable memory element inside core control. The value of a creg will always be the value written to it. Events inside the ORT8850 core cannot affect creg value. The only exception is a soft reset, in which case the creg will return to its default value.
preg	Pulse Register	Each element, or bit, of a pulse register is a control or event signal that is asserted and then deasserted when a value of one is written to it. This means that each bit is always of value 0 until it is written to, upon which it is pulsed to the value of one and then returned to a value of 0. A pulse register will always have a read value of 0.
iareg	Interrupt Alarm Register	Each bit of an interrupt alarm register is an event latch. When a particular event is produced in the ORT8850 core, its occurrence is latched by its associated iareg bit. To clear a particular iareg bit, a value of one must be written to it. In the ORT8850 core, all isreg reset values are 0.
isreg	Interrupt Status Register	Each bit of an interrupt status register is physically the logical-OR function. It is a consolidation of lower-level interrupt alarms and/or isreg bits from other registers. A direct result of the fact that each bit of the isreg is a logical-OR function means that it will have a read value of one if any of the consolidation signals are of value one, and will be of value 0 if and only if all consolidation signals are of value 0. In the ORT8850 core, all isreg default values are 0.
ereg	Interrupt Enable Register	Each bit of a status register or alarm register has an associated enable bit. If this bit is set to value one, then the event is allowed to propagate to the next higher level of consolidation. If this bit is set to zero, then the associated iareg or isreg bit can still be asserted but an alarm will not propagate to the next higher level. An interrupt enable bit is an interrupt mask bit when it is set to value 0.

Registers Access and General Description

The memory map comprises three address blocks:

- Generic register block: ID, revision, scratch pad, lock, FIFO alignment, and reset registers.
- Device register block: control and status bits, common to the four channels in each of the two quad interfaces.
- Channel register blocks: each of the four channels in both quads have an address block. The four address blocks in both quads have the same structure, with a constant address offset between channel register blocks.

All registers are write-protected by the lock register, except for the scratch pad register. The lock register is a 16-bit read/write register. Write access is given to registers only when the key value 0x0580 is present in the lock register. An error flag will be set upon detecting a write access when write permission is denied. The default value is 0x0000.

After powerup reset or soft reset, unused register bits will be read as zeros. Unused address locations are also read as zeros. Write-only register bits will be read as zeros. The detailed information on register access and function are described on the tables, memory map, and memory map bit description.

A memory map is included in Table 11, followed by detailed descriptions in Table 11. These tables list only the memory map for the core registers of the ORT8850 device. The remaining FPGA registers can be found in the Series 4 data sheet.

This table is constructed to show the correct values when read and written via the system bus MPI interface. When using this table while interfacing with the system bus user logic master interface, the data values will need to be byte flipped. This is due to the opposite orientation of the MPI and master interface bus ordering. More information on this can be found in the MPI/System Bus Application Note (AP01-032NCIP).

Table 11. Memory Map (This table resides at memory offset 0X30000 in the ORT8850.)

ADDR [7:0]	Register Type	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 MSB	Reset Value [7:0]	Comment
00	sreg		•		fixed re	ev [0:7]	•			05	
01	sreg				fixed id	lsb [0:7]				80	(0
02	sreg				fixed id r	msb [0:7]				80	gene
03	creg				scratch	pad [0:7]				00	eric
04	creg				00	reg					
05	creg				lockreg	lsb [0:7]				00	iste
06	preg	_	— — — — global reset comman d					NA	generic register block		
Device I	Register Blo	ock	•			•	•		•		
09	creg	parallel port output MUX select for ch#7	parallel port output MUX select for ch#5	serial port output MUX select for ch#7	"rx toh frame" and "rx toh clk enable" hiz control serial port output MUX select for ch#5	parallel port output MUX select for ch#3	parallel port output MUX select for ch#1	serial port output MUX select for ch#3	serial port output MUX select for ch#1	00 FF (4 ch was 0F)	device reg. blk - rx
0a	creg					O aligner t			_	40	
0b 0c	creg	_	scram- bler/ descra- mbler control	input/ output parallel bus parity control	FIFO aligner threshold value (max) [0:4] line lpbk control number of consecutive A1 A2 errors to generate [0:3]				A8 06	device reg blk -	
0d	creg	a1 error insert value [0:7]									,
0e	creg			а	2 error inse	rt value [0:	7]			00	¤
Of	creg			transm	itter B1 erro	or insert ma	sk [0:7]			00	

Table 11. Memory Map (continued)

ADDR [7:0]	Register Type	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 MSB	Reset Value [7:0]	Comment
10	isreg	ı	_	ı	per device int	ch 4 int	ch 3 int	ch 2 int	ch 1 int	00	
11	iereg					enable	mask regis	ster [0:4]		00	to
12	iareg	1			1	1		write to locked register error flag	frame offset error flag	00	top-level interrupts
13	iereg		_	_			_	enable registe		00	ıpts
14	isreg	_	_		_	ch 8 int	ch 7 int	ch 6 int	ch 5 int	00	
15	iereg					еі	nable/mask	register [0	:3]	00	
16	creg	_	_	_	_	STM-A mode control	STM-A mode control	STM-B mode control	STM-B mode control	0x00	_
17	creg	STM A Stream A resync.	STM A Stream B resync	STM A Stream C resync	STM A Stream D resync	STM B Stream A resync	STM B Stream B resync	STM B Stream C resync	STM B Stream D resync	00	_
18	creg	Ι	STM A and B resync (all 8 streams AA to BD)	STM A Resync (all 4 streams AA, AB, AC and AD)	STM B Resync (all 4 streams BA, BB, BC and BD)	Twins AA Resync (streams AA and BA)	Twins BB resync (streams AB and BB)	Twins CC resync (streams AC and BC)	Twins DD resync (streams AD and BD)	00	_
Channe	el Register	Block									
20, 38, 50, 68, 80, 98, b0, c8	creg	hi-z control of TOH data output	hi-z control of parallel output bus	channel enable/ disable control	parallel output bus parity err ins cmd	rx k1/k2 source select	TOH serial output port par err ins cmd	force ais-I control	rx behavior in lof	80	rx control signals
21, 39, 51, 69, 81, 99, b1, c9	creg	tx mode of operatio n	tx e1 f1 e2 source select	tx s1 m0 source select	tx k1 k2 source select	tx d12 source select	tx d11 source select	tx d10 source select	tx d9 source select	00	xt
22, 3a, 52, 6a, 82, 9a, b2, ca	creg	tx d8 source select	tx d7 source select	tx d6 source select	tx d5 source select	tx d4 source select	tx d3 source select	tx d2 source select	tx d1 source select	00	tx control signals
23, 3b, 53, 6b, 83, 9b, b3, cb	creg	_	_		_	disable A1/A2 insert	disable B1 insert	b1 error insert comman d	a1 a2 error ins comman d	00	als

Table 11. Memory Map (continued)

ADDR [7:0]	Register Type	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 MSB	Reset Value [7:0]	Comment
24, 3c, 54, 6c, 84, 9c, b4, cc	sreg					Concat indication 12	Concat indication 9	Concat indication 6	Concat indication 3	AA	per: cos
25, 3d, 55, 6d, 85, 9d, b5, cd	sreg	Concat indication 11	Concat indication 8	Concat indication 5	Concat indication 2	Concat indication 10	Concat indication 7	Concat indication 4	Concat indication	NA	per sts#1 cos flag
26, 3e, 56, 6e, 86, 9e, b6, ce	isreg		1		-	_	elastic store overflow flag	ais-p flag	per sts-12 alarm flag	00	per ct inte conso
27, 3f, 57, 6f, 87, 9f, b7, cf	iereg		1	-	1	_	enable	/mask regis	ter [0:3]	00	per channel interrupt consolidation
28, 40, 58, 70, 88, a0, b8, d0	iareg	_	FIFO (Out of Sync) error flag	TOH serial input port parity error flag	input parallel bus parity error flag	LVDS link B1 parity error flag	LOF flag	Receiver internal path parity error flag	FIFO* aligner threshold error flag	00	per sts-12 interrupt flags
29, 41, 59, 71, 89, a1 b9, d1	iereg	_	_		enable/mask register [0:5]						s-12 t flags

^{*} The FIFO aligner threshold error flag is only valid if a FIFO out of sync error flag is also present.

Table 11. Memory Map (continued)

ADDR [7:0]	Register Type	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 MSB	Reset Value [7:0]	Comments
2a, 42, 5a, 72, 8a, a2,	iareg			_	_	AIS interrupt flags	AIS interrupt flag	AIS interrupt flags	AIS interrupt flags	00	
ba, d2						12	9	6	3		
2b, 43,	iareg	AIS	AIS	AIS	AIS	AIS	AIS	AIS	AIS	00	
5b, 73,		interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	interrupt		
8b, a3,		flag	flag	flag	flag	flag	flag	flag	flag		
bb, d3		11	8	5	2	10	7	4	1		
2c, 44, 5c, 74,	iereg	_	_	_	_	enable/ mask	enable/ mask	enable/ mask	enable/ mask	00	
8c, a4,						AIS	AIS	AIS	AIS		p
bc, d4						interrupt flags	interrupt flag	interrupt flags	interrupt flags		per sts-1 interrupt flags
						12	9	6	3		inte
2d, 45, 5d, 75,	iereg	enable/ mask	enable/ mask	enable/ mask	enable/ mask	enable/ mask	enable/ mask	enable/ mask	enable/ mask	00	errupt
8d, a5,		AIS	AIS	AIS	AIS	AIS	AIS	AIS	AIS		flag
bd, d5		interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	interrupt	interrupt		<u>v</u>
		flag 11	flag 8	flag 5	flag 2	flag 10	flag 7	flag 4	flag 1		
2e, 46,	iareg		—		_	ES	ES	ES	ES	00	
5e, 76,	laicg					overflow	overflow	overflow	overflow	00	
8e, a6,						flags	flag	flags	flags		
be, d6						12	9	6	3		
2f, 47,	iareg	ES	ES	ES	ES	ES	ES	ES	ES	00	
5f, 77,		overflow	overflow	overflow	overflow	overflow	overflow	overflow	overflow		
8f, a7,		flag	flag	flag	flag	flag	flag	flag	flag		
bf, d7		11	8	5	2	10	7	4	1		
30, 48,	iereg		_		_	enable/	enable/	enable/	enable/	00	_
60, 78,						mask ES	mask ES	mask ES	mask ES		
90, a8,						overflow	overflow	overflow	overflow		
c0, d8						flags	flag	flags	flags		
24 40	iorog	onable/	onable/	onable/	onable/	12	9	6	3	00	
31, 49,	iereg	enable/ mask ES	enable/ mask ES	enable/ mask ES	enable/ mask ES	00	_				
61, 79,		overflow	overflow	overflow	overflow	overflow	overflow	overflow	overflow		
91, a9, c1, d9		flag	flag	flag	flag	flag	flag	flag	flag		
CI, US		11	8	5	2	10	7	4	1		

Table 11. Memory Map (continued)

ADDR	Register	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Reset	Comments
[7:0]	Туре								MSB	Value [7:0]	
32, 4a,	counter	overflow		LV	DS link b1	BIP-8 parit	y error cou	nter		00	
62, 7a,											
92, aa,											
c2, da											
33, 4b,	counter	overflow				00					
63, 7b,											binning
93, ab,											ning
c3, db											_
34, 4c,	counter	overflow			A1 A2 1	rame error	counter			00	
64, 7c,											
94, ac,											
c4, dc											
35, 4d,	creg	Reserved	_			0x0c	_				
65,				— — FIFO depth register							
7d,											
95,											
ad,											
c5, dd					00						
36, 4e,	counter			Sampler phase error count							_
66, 7e, 96, ae,											
c6, de											
37, 4f,	creg		_	Framer	Svnc	control	LVDS	Bypass	Bypass	00	_
67, 7f,	5.15			Disable	-,		redun-	Alignment	Pointer		
97, af,							dant	FIFO +	Mover		
c7, df							select	Pointer			
CDB Sn	ecific Regis	toro						Mover			
e0	creg	sters	TST	BYPASS	LOOP	TST	_	EN10BIT	Shim	I _	_
60	creg		MODE	D11 A33	BKEN	PHASE	_	LIVIODII	Mode		
e3	creg					_	_				
	d Registers	;	ENCOMMA[0:7]								
f0	creg	_	RapidIO	RapidIO OPIMODE OCELLSIZE[3:7]							_
			(shim)	(Reserved)							
				Loopback							
f1	orog	_	enable —	_	ITEST	0	_				
11	sreg			— — — ITESTDO ITEST NE PASS							
f2	creg	_	_	_	_	_	_	IBYPASS	OTEST	_	_
									ENB		

Table 12. Memory Map Descriptions

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description				
fixed rev [0:7]	00 [0:7]	sreg	05	NA				
fixed id lsb [0:7]	01 [0:7]		80					
fixed id msb [7:0]	02 [0:7]		80					
scratch pad [0:7]	03 [0:7]	creg	00	The scratch pad has no function and is not used anywhere in the core. However, this register can be written to and read from.				
lockreg msb [0:7] lockreg lsb [0:7]	04 [0:7] 05 [0:7]	creg	00 00	In order to write to registers in memory locations 06~7F, lockreg msb and lockreg lsb must be respectively set to the values of 05 and 80. If the msb and lsb lockreg values are not set to {05, 80}, then any values written to the registers in memory locations 06~7F will be ignored. After reset (both hard and soft), the core is in a write locked mode. The core needs to be unlocked before it can be written to. Also note that the scratch pad register (03) can always be written to as it is unaffected by write lock mode.				
global reset com- mand	06 [0]	preg	NA	The global reset command is accessed via the pulse register in memory address 06. The global reset command is a soft (software initiated) reset. Nevertheless, the global reset command will have the exact reset effect as a hard (RST_N pin) reset.				
Device Register B	locks		•					
Ivds lpbk control	08 [0]	creg	0	CDR O No loopback. LVDS loopback, transmit to receive on. Serieal data is looped back to the rx serial input.				
ext prot sw en	08 [3]	creg	0	ext port sw en 0 - MUX is controlled by software (1 control bit per MUX) reg 09 Output buffers' enables are controlled by software (1 control bit per channel) reg 20, 38, 50, 68, 80, 98, b0, c8. 1 MUX is controlled by hardware pins. Vds_Prot_Switch_[aa,ab,ac,ad,ba,bb,bc,bd]				
"rx toh frame" and "rx toh clk enable" hiz control	08 [4]	creg	0	TOH_CK_FP_EN = 0, can be used to 3-state RX_TOH_CK_EN and RX_TOH_FP signals. Function mode.				

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description
serial port output MUX select for ch#1 serial port output MUX select for ch#3 parallel port output MUX select for ch#1 parallel port output MUX select for ch#3 serial port output MUX select for ch#5 parallel port output MUX select for ch#7 serial port output MUX select for ch#7 serial port output MUX select for ch#5 parallel port output MUX select for ch#5 parallel port output MUX select for ch#5	09 [0] 09 [1] 09 [2] 09 [3] 09 [4] 09 [5] 09 [6] 09 [7]	creg	1 1 1 1	serial port output MUX 0 TOH output is multiplexed to next channel. 1 TOH output is multiplexed to same channel. parallel port output 0 Parallel output data bus is multiplexed to next channel. 1 Parallel output data bus is multiplexed to same channel.
FIFO aligner threshold value (min) Default = 2 FIFO aligner threshold value (max) Default = 15	0A [0:4] 0B [0:4]	creg	40 A8	These are the minimum and maximum thresholds values for the per channel receive direction alignment FIFOs. If and when the minimum or maximum threshold value is violated by a particular channel, then the interrupt event "FIFO aligner threshold error" will be generated for that channel and latched as a "FIFO aligner threshold error flag" in the respective per STS-12 interrupt alarm register. The allowable range for minimum threshold values is 1 to 23. The allowable range for maximum threshold values is 0 to 22. Note that the minimum and maximum FIFO aligner threshold values apply to all four channels.
number of consecutive A1 A2 errors to generate [0:3] A1 error insert value [0:7] A2 error insert value [0:7]	0C [0:3] 0D [0:7] 0E [0:7]	creg	00 00 00	These three per device control signals are used in conjunction with the per channel "a1 a2 error insert command" control bits to force A1 A2 errors in the transmit direction. If a particular channel's "a1 a2 error insert command" control bit is set to the value 1 then the "A1 and A2 error insert values" will be inserted into that channels respective A1 and A2 bytes. The number of consecutive frames to be corrupted is determined by the "number of consecutive A1 A2 errors to generate[0:3]" control bits. The error insertion is based on a rising edge detector. As such the control must be set to value 0 before trying to initiate a second a1 a2 corruption.
backplane side loop- back control	0C [4]	creg	0	No loopback. 1 rx to tx loopback on backplane side. Serial input is run through SERDES and looped back in parallel to SERDES and out serial.

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description
input/output parallel bus parity control	0C [5]	creg	1	0 Even parity. 1 Odd parity.
scrambler/descrambler control	0C [6]	creg	1	no rx direction, descramble / tx direction scramble. In rx direction, descramble channel after SONET frame recovery. In tx direction, scramble data just before parallel-to-serial conversion.
transmit B1 error insert mask [0:7]	0F [0:7]	creg	00	No error insertion. Invert corresponding bit in B1 byte.
ch 1 int ch 2 int ch 3 int ch 4 int per device int enable/mask register for ch 1-4 + device[4:0] ch 5 int ch 6 int ch 7 int ch 8 int enable/mask register for ch 5-8 [0:3]	10 [0] 10 [1] 10 [2] 10 [3] 10 [4] 11 [0:4] 14 [0] 14 [1] 14 [2] 14 [3] 15 [0:3]	isreg isreg isreg isreg iereg isreg isreg isreg isreg iereg	0 0 0 0 0 0 0 0	Consolidation interrupts. 1 = interrupt, 0 = no interrupt.
frame offset error flag write to locked register error flag enable/mask register [0:1]	12 [0] 12 [1] 13 [0:1]	iareg iareg iereg	0	If in the receive direction the phase offset between any two channels exceeds 17 bytes, then a frame offset error event will be issued. This condition is continuously monitored. If the core memory map has not been unlocked (by writing to the lock registers), and any address other than the lock-reg registers or scratch pad register is written to, then a "write to locked register" event will be generated.
STM A mode control STM B mode control	16 [2:3] 16 [0:1]	creg	0	00 - Quad STS-12 or STS-48. 01 - Quad STS-3. 10 - Quad STS-1. 00 - Quad STS-12 or STS-48. 01 - Quad STS-3. 10 - Quad STS-1.
individual alignment resync register	17 [0:7]	creg	0	Write 1 to resync stream.
group alignment resync register	18 [0:7]	creg	0	Write 1 to resync selected grouping.

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description
Channel Register Blocks				
rx behavior in lof force ais-I control	20, 38, 50, 68, 80, 98, b0, c8 [0] 20, 38, 50, 68, 80, 98, b0, c8 [1]	_	0	rx behavior in log 0 When Rx direction OOF occurs, do not insert AIS-L. 1 When Rx direction OOF occurs, insert AIS-L. force ais-I control 0 Do not force AIS-L. 1 Force AIS-L.
TOH serial output port par err ins cmd	20, 38, 50, 68, 80, 98, b0, c8 [2]	_	0	Do not insert a parity error. Insert parity error in parity bit of receive TOH serial output for as long as this bit is set.
rx k1/k2 source select	20, 38, 50, 68, 80, 98, b0, c8 [3]		0	Set receive direction K2 K2 bytes to 0. Pass receive direction K1 K2 though pointer mover.
parallel output bus parity err ins cmd	20, 38, 50, 68, 80, 98, b0, c8 [4]		0	Do not insert parity error. Insert parity error in the parity bit of receive direction parallel output bus for as long as this bit is set.
channel enable/disable control	20, 38, 50, 68, 80, 98, b0, c8 [5]	creg	0	channel enable / dis- able control
hi-z control of parallel output bus	20, 38, 50, 68, 80, 98,	creg	0	Power down CDR channels (PWR_DN_A/B/C/D_N=0). TOH_EN_A(or B, C, D)=0, and DOUTA(or B, C, D)=0, can be used to 3-state output buses. 1 Functional mode.
hi-z control of TOH data output	b0, c8 [6] 20, 38, 50, 68, 80, 98, b0, c8 [7]	creg	0	hi-z control of parallel output bus O DOUTA(or B, C, D) _EN=0, can be used to 3-state output bus. 1 Functional mode. hi-z control of TOH data output O TOH_EN_A(or B, C, D)=0, can be used to 3-state TOH output lines.

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/Register Location (Hex)	Register Type	Reset Value (Hex)	Description
tx mode of operation	21, 39, 51, 69, 81, 99, b1, c9 [7]	creg	0	Tx mode of operation: 0
tx e1 f2 e2 source select	21, 39, 51, 69, 81, 99, b1, c9 [6]	creg	0	Other registers: 0
tx s1 m0 source select	21, 39, 51, 69, 81, 99, b1, c9 [5]	creg	0	
tx k1 k2 source select	21, 39, 51, 69, 81, 99, b1,c9 [4:0]	creg	0	
tx d12~d9 source select				
tx d8~d1 source select	22, 3a, 52, 6a, 82, 9a, b2, ca [7:0]	creg	00	
a1 a2 error insert command	23, 3b, 53, 6b, 83, 9b, b3, cb [0]	creg	0	Do not insert error. Insert error for number of frames in register hex 0C.
b1 error insert command disable b1 insert disable a1 insert	23, 3b, 53, 6b, 83, 9b, b3, cb [1] 23, 3b, 53, 6b, 83, 9b, b3, cb [2] 23, 3b, 53, 6b, 83, 9b, b3, cb [3]	creg	0	The error insertion is based on a rising edge detector. As such, the control must be set to value 0 before trying to initiate a second a1 a2 corruption. 0
concat indication 12, 9, 6, 3	24, 3c, 54, 6c, 84, 9c, b4, cc [0:3]	sreg	0	The value 1 in any bit location indicates that STS# is in CONCAT mode. A 0 indicates that the STS in not in CONCAT mode, or is the head of a concat group.
concat indication 11, 8, 5, 2, 10, 7, 4, 1	25, 3d, 55, 6d, 85, 9d, b5, cd [0:7]	sreg	0	

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description
per sts-12 alarm flag	26, 3e, 56, 6e, 86, 9e, b6, ce [0]	isreg	0	These flag register bits per STS-12 alarm flag, ais-p flag, and elastic store overflow flag are the per-channel interrupt status (consolidation) register.
ais-p flag	26, 3e, 56, 6e, 86, 9e, b6, ce [1]	isreg	0	
elastic store overflow flag	26, 3e, 56, 6e, 86, 9e, b6,ce [2]	isreg	0	
enable/mask register [0:5]	27, 3f, 57, 6f, 87, 9f, b7, cf [5:7]	iereg	0	

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/Register Location (Hex)	Register Type	Reset Value (Hex)	Description
FIFO aligner threshold error flag	28, 40, 58, 70, 88, a0, b8, d0 [0]	iareg	0	These are the per STS-12 alarm flags.
receiver internal path par- ity error flag	28, 40, 58, 70, 88, a0, b8, d0 [1]	iareg	0	
LOF flag	28, 40, 58, 70, 88, a0, b8, d0 [2]	iareg	0	Loss of frame.
LVDS link B1 parity error flag	28, 40, 58, 70, 88, a0, b8, d0 [3]	iareg	0	
input parallel bus parity error flag	28, 40, 58, 70, 88, a0, b8, d0 [4]	iareg	0	
TOH serial input port par- ity error flag	28, 40, 58, 70, 88, a0, b8, d0 [5]	iareg	0	FIFO out of Sysc error flag.
FIFO OOS error flag	28, 40, 58, 70, 88, a0, b8, d0 [6]			
enable/mask register [0:5]	29, 41, 59, 71, 89, a1, b9, d1 [0:5]	iereg	00	

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/Register Location (Hex)	Register Type	Reset Value (Hex)	Description
AIS interrupt flags 12, 9, 6, 3	2a, 42, 5a, 72, 8a, a2, ba, d2 [0:3]	iareg	0	These are the AIS-P alarm flags. 1 if the serial input stream contains AIS.
AIS interrupt flags 11, 8, 5, 2, 10, 7, 4, 1	2b, 43, 5b, 73, 8b, a3, bb, d3 [0:7]	iareg	00	
enable/mask register 12, 9, 6, 3	2c, 44, 5c, 74, 8c, a4, bc, d4 [0:3]	iereg	0	
enable/mask register 11, 8, 5, 2, 10, 7, 4, 1	2d, 45, 5d, 75, 8d, a5, bd, d5 [0:7]	iereg	00	
ES overflow flags 12, 9, 6, 3	2e, 46, 5e, 76, 8e, a6, be, d6 [0:3]	iareg	0	These are the elastic store overflow alarm flags.
ES overflow flags 11, 8, 5, 2, 10, 7, 4, 1	2f, 47, 5f, 77, 8f, a7, bf, d7 [0:7]	iareg	00	
enable/mask register 12, 9, 6, 3	30, 48, 60, 78, 90, a8, b0, d8 [0:3]	iereg	0	
enable/mask register 11, 8, 5, 2, 10, 7, 4, 1	31, 49, 61, 79, 91, a9, b1, d9 [0:7]	iereg	00	

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description
LVDS link b1 parity error counter	32, 4a, 62, 7a, 92, aa, b2, da [0:7]	counter	00	7 bit count + overflow - reset on read.
LOF counter	33, 4b, 63, 7b, 93, ab, b3, db [0:7]	counter	00	7 bit count + overflow – reset on read increments on a change from in-frame to out-of-frame state.
A1 A2 frame error counter	34, 4c, 64, 7c, 94, ac, b4, dc [0:7]	counter	00	7 bit count + overflow – reset on read.
FIFO depth register	35, 4d, 65, 7d, 95, ad, c5, dd [3:7]	sreg	30	30 indicates FIFO is half full.
Sampler phase error counter	36, 4e, 66, 7e, 96, ae, c6, de [0:7]	counter	00	Write 1 to clear.
Bypass register	37, 4f, 67,7f, 97, af, c7, df[0]	creg	0	1: Bypass pointer mover.
Bypass register	37, 4f, 67, 7f, 97, af, c7, df[1]	creg	0	1: Bypass alignment FIFO + pointer mover.
Enable work/protect chan- nels	37, 4f, 67, 7f, 97, af, c7, df[2]	creg	0	Bit to control the LVDS drivers/receivers to/from CDR. 0: Use LVDS drivers and receivers to/from Pi-sched I/F block B (work channels). 1: Use LVDS drivers and receivers to/from Pi-sched I/F block C (protect channels).
Sync control register	37, 4f, 67, 7f, 97, af, c7, df[3:4]	creg	00	00: No alignment. 01: Align with twin (i.e., STM B stream A). 10: Align with all 4 (i.e., STM A all streams). 11: Align with all 8 (i.e., STM A and B all streams).
Disable framer	37, 4f, 67, 7f, 97, af, c7, df[5]	creg	0	0: Enable framer. 1: Disable STS-12 framing.

Table 12. Memory Map Descriptions (continued)

Bit/Register Name(S)	Bit/ Register Location (Hex)	Register Type	Reset Value (Hex)	Description
CDR control register 1	0xe0[6]	creg	0	Enables CDR test mode. Initiates CDR's built-in self-test: 0: Regular mode. 1: Test mode.
	0xe0[5]	creg	0	Enables bypassing of the 622 MHz clock synthesis with TSTCLK. 0: Use PLL. 1: Bypass PLL (uses TSTCLK as reference clock).
	0xe0[4]	creg	0	Enables LVDS loopback. 0: No loopback. 1: Loopback.
	0xe0[3]	creg	0	When set to 1, controls bypass of 16 PLL generated phases with 16 low-speed phases.
CDR control register 1	0xe0[1]	creg	0	EN10BIT. Sets 10 to 1 MUX/deMUX: 1 = 10:1 MUX/deMUX. 0 = 8:1 MUX/deMUX.
	0xe0[0]	creg	0	0 = Long-haul I/F mode (enables CDR + STM operation). 1 = Short-haul I/F mode (disables CDR, enables Pisched interfaces).
CDR control register 4	0xe3[0:7]	creg	0	Enables 10-bit Ethernet word alignment per channel.
Pi-Sched I/F Ctl register	0xf0[6]	creg		Used during internal built-in self-test mode: 0 = No loopback. 1 = Loopback.
	0xf0[5]	creg	0	Reserved bit (read-only): 0 = Shuts down Bidi logic and ignores auxiliary bypass signals. Always set to 0.
	0xf0[0:4]	creg		Indicates minimum cell size and will be used to detect cell underrun errors.
Pi-Sched I/F status register	0xf1[0]	sreg		Indicates completion of the internal test. Only valid when OTESTENB (0xf2[7] is high): 0 = Test running. 1 = Test complete.
	0xf1[1]	sreg		Indicates success of the internal test. Valid only when ITESTDONE is high: 0 = Test failed. 1 = Test passed.
Pi-Sched I/F Ctl register	0xf2[0]	creg	0	Enables bypass of the PLL circuit. TSTCLK is used in this mode.
	0xf2[1]	creg	0	1 = Enables internal self-test of the SHIM block. Both internal and external loopback paths exist during this test.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of this data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

The *ORCA* Series 3+ FPSCs include circuitry designed to protect the chips from damaging substrate injection currents and to prevent accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use to avoid exposure to excessive electrical stress.

Table 13. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	- 65	150	°C
Power Supply Voltage with Respect to Ground	VDD33	-0.3	4.2	V
	VDDIO	-0.3	4.2	V
	VDD15	-0.3	2.0	V
	VDDA_SHIM*	-0.3	2.0	V
	VDDA_STM*	-0.3	2.0	V
Input Signal with Respect to Ground	_	-0.3	VDDIO + 0.3	V
Signal Applied to High-impedance Output	_	-0.3	VDDIO + 0.3	V
Maximum Package Body Temperature	_	_	220	°C

^{*} VDDA_SHIM and VDDA_STM are analog power supply inputs which need to be isolated from other power supplies on the board.

Recommended Operating Conditions

Table 14. Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage with Respect to Ground*	VDD33	2.7	3.6	V
	VDD15	1.4	1.6	V
	VDDA_SHIM [†]	1.4	1.6	V
	VDDA_STM [†]	1.4	1.6	V
Input Voltages	Vin	-0.3	VDDIO + 0.3	V
Junction Temperature	TJ	-40	125	°C


^{*} For recommended operating conditions for VDDIO, see the Series 4 FPGA Data Sheet and the Series 4 I/O Buffer Application Note. † VDDA_SHIM and VDDA_STM are analog power supply inputs which need to be isolated from other power supplies on the board. ‡ VDD33 is an analog power supply for the FPGA PLLs and needs to be isolated from other power supplies on the board.

Power Supply Decoupling LC Circuit

The 850 MHz HSI macro contains both analog and digital circuitry. The data recovery function, for example, is implemented as primarily a digital function, but it relies on a conventional analog phase-locked loop to provide its 850 MHz reference frequency. The internal analog phase-locked loop contains a voltage-controlled oscillator. This circuit will be sensitive to digital noise generated from the rapid switching transients associated with internal logic gates and parasitic inductive elements. Generated noise that contains frequency components beyond the bandwidth of the internal phase-locked loop (about 3 MHz) will not be attenuated by the phase-locked loop and will impact bit error rate directly. Thus, separate power supply pins are provided for these critical analog circuit elements.

Additional power supply filtering in the form of a LC pi filter section will be used between the power supply source and these device pins as shown in Figure 16. The corner frequency of the LC filter is chosen based on the power supply switching frequency, which is between 100 kHz and 300 kHz in most applications.

Capacitors C1 and C2 are large electrolytic capacitors to provide the basic cut-off frequency of the LC filter. For example, the cutoff frequency of the combination of these elements might fall between 5 kHz and 50 kHz. Capacitor C3 is a smaller ceramic capacitor designed to provide a low-impedance path for a wide range of high-frequency signals at the analog power supply pins of the device. The physical location of capacitor C3 must be as close to the device lead as possible. Multiple instances of capacitors C3 can be used if necessary. The recommended filter for the HSI macro is shown below: $L = 4.7 \mu H$, $RL = 1 \Omega$, $C1 = 0.01 \mu F$, $C2 = 0.01 \mu F$, $C3 = 4.7 \mu F$.



5-9344(F)

Figure 16. Sample Power Supply Filter Network for Analog HSI Power Supply Pins

The Rapid IO interface to Pi-Sched also has internal PLLs that require an analog supply, VDDA_SHIM. The same power supply filter network shown above should be repeated and applied to the VDDA_SHIM inputs if this interface is used. If both the Rapid IO interface and the HSI interface are used, two seperate copies of this interface should be used.

If the programmable PLLs on the FPGA potrion of the device are to be used, then the VDD33 supply must isolated in the same way. More information on this and other requirements for the FPGA PLLs can be found in the Series 4 PLL application note.

HSI Electrical and Timing Characteristics

Table 15. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Unit
Power Dissipation on VDDA_STM	Eight channels	_	_	385	mW

Table 16. Recommended Operating Conditions

Parameter	Conditions	Min	Тур	Max	Unit
VDD15 Supply Voltage	_	1.4	_	1.6	V
Junction Temperature	TJ	-40	_	125	°C

Table 17. Receiver Specifications

Parameter	Conditions	Min	Тур	Max	Unit
Input Data*					
Stream of Nontransitions †	_	_	_	60	bits
Phase Change, Input Signal	Over a 200 ns time interval ‡	_	_	100	ps
Eye Opening [§]	_	0.4	_	_	Ulp-p
Jitter Tolerance					
Jitter Tolerance:	_				
250 kHz		_	_	0.6	UIp-р
25 kHz		_	_	6	UIp-р
2 kHz				60	Ulp-p

^{*} Scrambled data stream conforming to SONET STS-12 and SDH STM-4 data format using either a PN7 or PN9 sequence.

Table 18. Transmitter Specifications

Parameter	Conditions	Min	Тур	Max	Unit
Output Jitter, Generated	250 kHz to 5 MHz (measured	_	_	0.15	Ulp-p
	with a spectrum analyzer)				
Output Jitter, Generated (including I/O buffers)	250 kHz to 5 MHz	_	_	0.25	U Iр-р

Table 19. Synthesizer Specifications

Parameter	Conditions	Min	Тур	Max	Unit
PLL*					
Loop Bandwidth	_	_	_	6	MHz
Jitter Peaking	_	_	_	2	dB
Powerup Reset Time	_	10	_	_	S
Lock Aquisition Time	_	_	_	1	ms
Input Reference Clock					
Frequency	_	62.5	_	212.50	MHz
Frequency Deviation	_	_	_	100	ppm
Phase Change	Over a 200 ns time interval †	_	_	100	ps

^{*} External 10 k Ω resistor to analog ground required.

[—]PN7 characteristic is $1 + X^6 + X^7$. —PN9 characteristic is $1 + X^4 + X^9$.

Alternatively 8B/10B encoded data is also valid input data.

[†]This sequence should not occur more than once per minute.

[‡]Translates to a frequency change of 500 ppm.

[§] A unit interval for 622.08 Mbits/s data is 1.6075 ns.

[†]Translates to a frequency change of 500 ppm.

5-9085.c(F)

2289(F)

Parallel RapidIO-like Interface Timing Characteristics

Figure 17 illustrates the timing for the receive parallel interfaces A, B, and C (DDR). The recommended operating conditions for this interface are the same as for the HSI interface show in Table 16. Table 20 shows the worst case timing parameters for this interface made under these conditions.




Figure 17. Receive Parallel Data/Control Timing

Table 20. Parallel Receive Data/Control Timing

Symbol	pol Parameter		-1		-2		-3	Unit
Syllibol	rarameter	Min	Max	Min	Max	Min	Max	Offic
t1	Clock Frequency	_	266	_	290	_	315	MHz
_	Clock Duty Cycle	40	60	40	60	40	60	%
_	Clock Rise/Fall Time	_	1.0	_	1.0	_	1.0	V/ns
t2	Data/Control Setup Time Required	290	_	270	_	260	_	ps
t3	Data/Control Hold Time Required	290	_	270	_	260	_	ps

Figure 18 illustrates the timing for the transmit parallel interfaces A, B, and C (DDR). The recommended operating conditions for this interface are the same as for the HSI interface shown in Table 16. Table 21 shows the worst case timing parameters for this interface under these conditions.




Figure 18. Transmit Parallel Data/Control Timing

Table 21. Transmit Parallel Data/Control Timing

Symbol	Parameter	_	-1		-2		-3	
Syllibol	raiailletei	Min	Max	Min	Max	Min	Max	Unit
t4	Clock Frequency	_	266	_	290	_	315	MHz
_	Clock Duty Cycle		55	45	55	45	55	%
Clock rise/Fall Time		_	1.0	_	1.0	_	1.0	V/ns
t5	Data Delay from Clock Edge		_	510	_	510	_	ps

Embedded Core LVDS I/O

Table 22. Driver dc Data*

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Voltage High, Voa or Voв	Vон	RLOAD = $100 \Omega \pm 1\%$			1.475 [†]	V
Output Voltage Low, Voa or Vob	Vol	RLOAD = $100 \Omega \pm 1\%$	0.925 [†]	_	_	V
Output Differential Voltage	Vod	RLOAD = $100 \Omega \pm 1\%$	0.25	_	0.45 [†]	V
Output Offset Voltage	Vos	RLOAD = $100 \Omega \pm 1\%$	1.125*	_	1.275 [†]	V
Output Impedance, Differential	R∘	Vcm = 1.0 V and 1.4 V	80	100	120	Ω
Ro Mismatch Between A and B	ΔRo	Vcм = 1.0 V and 1.4 V	_	_	10	%
Change in Differential Voltage Between Complementary States	∆ Vod	RLOAD = $100 \Omega \pm 1\%$	_	_	25	mV
Change in Output Offset Voltage Between Complementary States	∆ Vos	RLOAD = $100 \Omega \pm 1\%$	_	_	25	mV
Output Current	ISA, ISB	Driver shorted to GND	_	_	24	mA
Output Current	Isab	Drivers shorted together	_		12	mΑ
Power-off Output Leakage	lxa , lxb	VDD = 0 V $VPAD, VPADN = 0 V-2.5 V$	1		10	mA

^{*} VDD33 = 3.1 V—3.5 V, VDD15 = 1.4 V—1.6 V, $-40 ^{\circ}\text{C}$, and slow-fast process.

Table 23. Driver ac Data*

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Vod Fall Time, 80% to 20%	tF	$Z_L = 100 \ \Omega \pm 1\%$ CPAD = 3.0 pF, CPAD = 3.0 pF	100	_	210	ps
Vod Rise Time, 20% to 80%	t R	$Z_L = 100 \ \Omega \pm 1\%$ CPAD = 3.0 pF, CPAD = 3.0 pF	100	_	210	ps
Differential Skew tPHLA - tPLHB or tPHLB - tPLHA	tskew1	Any differential pair on package at 50% point of the transition	_	_	50	ps
Channel-to-channel Skew tpDIFFm - tpDIFFn ,	tskew2	Any two signals on package at 0 V differential	_	_		ps
Propagation Delay Time	tplh tphl	$Z_L = 100 \ \Omega \pm 1\%$ CPAD = 3.0 pF, CPADN = 3.0 pF	0.54 0.55	0.77 0.76	1.10 1.09	ns ns

^{*} VDD33 = 3.1 V—3.5 V, VDD15 = 1.4 V—1.6 V, -40 °C, and slow-fast process.

Table 24. Driver Power Consumption*

Parameter	Symbol	Test Conditions	Min	Max	Unit
Driver dc Power	PDdc	ZL = 100 Ω ± 1%	_	26.0	mW
Driver ac Power	PDac	$Z_L = 100 \ \Omega \pm 1\%$ CPAD = 3.0 pF, CPADN = 3.0 pF	_	64	μW/ MHz

^{*} VDD33 = 3.1 V—3.5 V, VDD15 = 1.4 V—1.6 V, -40 °C, and slow-fast process.

[†]External reference, REF10 = 1.0 V \pm 3%, REF14 = 1.4 V \pm 3%.

Embedded Core LVDS I/O (continued)

LVDS Receiver Buffer Requirements

Table 25. Receiver ac Data*

Parameter	Symbol	Test Conditions	Min	Max	Unit
Pulse-width Distortion	tpwd	VIDTH = 100 mV, 450 MHz	_	160	ps
Propagation Delay Time	tPLH	CL = 0.5 pF	0.60	1.41	ns
	tPHL		0.60	1.47	ns
With Common-mode Variation (0 V to 2.4 V)	∆ tPD	CL = 0.5 pF	_	50	ps
Output Rise Time, 20% to 80%	tR	CL = 0.5 pF	150	350	ps
Output Fall Time, 80% to 20%	tF	CL = 0.5 pF	150	350	ps

^{*} VDD = 3.1 V—3.5 V, 0 °C—125 °C, slow-fast process.

Table 26. Receiver Power Consumption*

Parameter	Symbol	Test Conditions	Min	Max	Unit
Receiver dc Power	PRdc	dc		20.4	mW
Receiver ac Power	PRac	ac CL = 0.5 pF		4.5	μW/ MHz

^{*} VDD = 3.1 V—3.5 V, 0 °C—125 °C, slow-fast process.

Table 27. Receiver dc Data*

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range, VIA or VIB	Vı	VGPD < 925 mV dc - 1 MHz	0.0	1.2	2.4	V
Input Differential Threshold	VIDTH	VGPD < 925 mV 450 MHz	-100		100	mV
Input Differential Hysteresis	VHYST	(+VIDTHH) — (—VIDTHL)	_	_	_	mV
Receiver Differential Input Impedance	Rin	With build-in termination, center-tapped	80	100	120	Ω


^{*} VDD = 3.1 V—3.5 V, 0 °C—125 °C, slow-fast process.

Table 28. LVDS Operating Parameters

Parameter	Test Conditions	Min	Normal	Max	Unit
Transmit Termination Resistor	_	80	100	120	Ω
Receiver Termination Resistor	_	80	100	120	Ω
Temperature Range	_	-40	_	125	°C
Power Supply VDD33	_	3.1	_	3.5	V
Power Supply VDD15	_	1.4	_	1.6	V
Power Supply Vss	_	_	0	_	V

Note:Under worst-case operating condition, the LVDS driver will withstand a disabled or unpowered receiver for an unlimited period of time without being damaged. Similarly, when outputs are short-circuited to each other or to ground, the LVDS will not suffer permanent damage. The LVDS driver supports hot insertion. Under a well-controlled environment, the LVDS I/O can drive backplane as well as cable.

Input/Output Buffer Measurement Conditions (on-LVDS Buffer)



A. Load Used to Measure Propagation Delay


B. Load Used to Measure Rising/Falling Edges

Note: Switch to VDD for TPLZ/TPZL; switch to GND for TPHZ/TPZH.

5-3234(F)


Figure 19. ac Test Loads





5-3233.a(F)

Figure 20. Output Buffer Delays



5-3235(F)

Figure 21. Input Buffer Delays

LVDS Buffer Characteristics

Termination Resistor

The LVDS drivers and receivers operate on a 100 Ω differential impedance, as shown below. External resistors are not required. The differential driver and receiver buffers include termination resistors inside the device package, as shown in Figure 22 below.




Figure 22. LVDS Driver and Receiver and Associated Internal Components

LVDS Driver Buffer Capabilities

Under worst-case operating condition, the LVDS driver must withstand a disabled or unpowered receiver for an unlimited period of time without being damaged. Similarly, when its outputs are short-circuited to each other or to ground, the LVDS driver will not suffer permanent damage. Figure 23 illustrates the terms associated with LVDS driver and receiver pairs.





Figure 23. LVDS Driver and Receiver



5-8705(F)

5-8704(F)

Figure 24. LVDS Driver

Pin Information

This section describes the pins and signals that perform FPGA-related functions. During configuration, the user-programmable I/Os are 3-stated and pulled up with an internal resistor. If any FPGA function pin is not used (or not bonded to package pin), it is also 3-stated and pulled up after configuration.

Table 29. FPGA Common-Function Pin Description

Symbol	I/O	Description
Dedicated Pins		
VDD33	_	3 V positive power supply.
VDD15	_	1.5 V positive power supply for internal logic.
VDDIO		Positive power supply used by I/O banks.
GND	1	Ground supply.
PTEMP	_	Temperature sensing diode pin. Dedicated input.
RESET	_	During configuration, RESET forces the restart of configuration and a pull-up is enabled. After configuration, RESET can be used as a general FPGA input or as a direct input, which causes all PLC latches/FFs to be asynchronously set/reset.
CCLK	- 0	In the master and asynchronous peripheral modes, CCLK is an output which strobes configuration data in. In the slave or readback after configuration, CCLK is input synchronous with the data on DIN or D[7:0]. CCLK is an output for daisy-chain operation when the lead device is in master, peripheral, or system bus modes.
DONE	ı	As an input, a low level on DONE delays FPGA start up after configuration.*
	0	As an active-high, open-drain output, a high level on this signal indicates that configuration is complete. DONE has an optional pull-up resistor.
PRGM	I	PRGM is an active-low input that forces the restart of configuration and resets the boundary scan circuitry. This pin always has an active pull-up.
RD_CFG	I	This pin must be held high during device initialization until the INIT pin goes high. This pin always has an active pull-up.
		During configuration, RD_CFG is an active-low input that activates the TS_ALL function and 3-states all of the I/O.
		After configuration, RD_CFG can be selected (via a bit stream option) to activate the TS_ALL function as described above, or, if readback is enabled via a bit stream option, a high-to-low transition on RD_CFG will initiate readback of the configuration data, including PFU output states, starting with frame address 0.
RD_DATA/TDO	0	RD_DATA/TDO is a dual-function pin. If used for readback, RD_DATA provides configuration data out. If used in boundary scan, TDO is test data out.
CFG_IRQ/MPI_IRQ	0	During JTAG, slave, master, and asynchronous peripheral configuration assertion on this CFG_IRQ (active-low) indicates an error or errors for block RAM or FPSC initialization. MPI active-low interrupt request output.

^{*} The FPGA States of Operation section contains more information on how to control these signals during start up. The timing of DONE release is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the activation of all user I/Os) is controlled by a second set of options.

Table 29. FPGA Common-Function Pin Description (continued)

Symbol	I/O	Description
Special-Purpose I	Pins	(Can also be used as a general I/O.)
M[3:0]	I	During powerup and initialization, M0—M3 are used to select the configuration mode with their values latched on the rising edge of INIT. During configuration, a pull-up is enabled.
	I/O	After configuration, these pins are user-programmable I/O.*
PLL_CK[0:7]	I/O	Dedicated PCM clock pins. These pins are a user-programmable I/O pins if not used by PLLs.
P[TBTR]CLK[1:0][TC]	I/O	Pins dedicated for the primary clock. Input pins on the middle of each side with differential pairing. They may be used as general I/O pins if not needed for clocking purposes.
TDI, TCK, TMS	I	If boundary scan is used, these pins are test data in, test clock, and test mode select inputs. If boundary scan is not selected, all boundary scan functions are inhibited once configuration is complete. Even if boundary scan is not used, either TCK or TMS must be held at logic 1 during configuration. Each pin has a pull-up enabled during configuration.
	I/O	After configuration, these pins are user-programmable I/O.*
RDY/BUSY/RCLK	0	During configuration in peripheral mode, RDY/RCLK indicates another byte can be written to the FPGA. If a read operation is done when the device is selected, the same status is also available on D7 in asynchronous peripheral mode.
		After configuration, if the MPI is not used, this pin is a user-programmable I/O pin.*
	I/O	During the master parallel configuration mode, RCLK is a read output signal to an external memory. This output is not normally used.
HDC	0	High during configuration is output high until configuration is complete. It is used as a control output, indicating that configuration is not complete.
	I/O	After configuration, this pin is a user-programmable I/O pin.*
LDC	0	Low during configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not complete.
	9	After configuration, this pin is a user-programmable I/O pin.*
ĪNIT	I/O	INIT is a bidirectional signal before and during configuration. During configuration, a pull-up is enabled, but an external pull-up resistor is recommended. As an active-low, open-drain output, INIT is held low during power stabilization and internal clearing of memory. As an active-low input, INIT holds the FPGA in the wait-state before the start of configuration. After configuration, this pin is a user-programmable I/O pin.*
CS0, CS1	I	CSO and CS1 are used in the asynchronous peripheral, slave parallel, and microprocessor configuration modes. The FPGA is selected when CS0 is low and CS1 is high. During configuration, a pull-up is enabled.
	I/O	After configuration, these pins are user-programmable I/O pins.*
RD/MPI_STRB	_	RD is used in the asynchronous peripheral configuration mode. A low on RD changes D7 into a status output. As a status indication, a high indicates ready, and a low indicates busy. WR and RD should not be used simultaneously. If they are, the write strobe overrides. This pin is also used as the MPI data transfer strobe.
	I/O	After configuration, if the MPI is not used, this pin is a user-programmable I/O pin.*

^{*} The FPGA States of Operation section contains more information on how to control these signals during start up. The timing of DONE release is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the activation of all user I/Os) is controlled by a second set of options.

Table 29. FPGA Common-Function Pin Description (continued)

Symbol	1/0	Description
A[0:17]	-	During MPI mode, the A[0:17] are used as the address bus driven by the <i>PowerPC</i> bus master, utilizing the least significant bits of the <i>PowerPC</i> 32-bit address.
MPI_BURST MPI_BDIP MPI_TSZ[1:0]	0	During master parallel configuration mode, A[0:17] address the configuration EPROM. In MPI mode, many of the A[n] pins have alternate uses as described below. See the special function blocks section for more MPI information. During configuration, if not in master parallel or an MPI configuration mode, these pins are 3-stated with a pull-up enabled. It is driven low to indicate a burst transfer is in progress. Driven high indicates that the current transfer is not a burst. It is driven by the <i>PowerPC</i> processor assertion of this pin indicates that the second beat in front of the current one is requested by the master. Negated before the burst transfer ends to abort the burst data phase. MPI_TSZ[1:0] signals and are driven by the bus master to indicate the data transfer size for the transaction. Set 10 for byte, 01 for half-word, and 00 for word. If not used for MPI, these pins are user-programmable I/O pins.*
MPI_ACK	0	In <i>PowerPC</i> mode MPI operation, this is driven low indicating the MPI received the data on the write cycle or returned data on a read cycle.
MPI_CLK		This is the <i>PowerPC</i> synchronous, positive-edge bus clock used for the MPI interface. It can be a source of the clock for the embedded system bus. If MPI is used, this can be the <i>AMBA</i> bus clock.
MPI_TEA	0	A low on the MPI transfer error acknowledge indicates that the MPI detects a bus error on the internal system bus for the current transaction.
MPI_RTRY	0	This pin requests that the MPC860 relinquish the bus and retry the cycle.
D[0:31]	1/0	Selectable data bus width from 8-, 16-, 32-bit. Driven by the bus master in a write transaction. Driven by MPI in a read transaction.
	I	D[0:7] receive configuration data during master parallel, peripheral, and slave parallel configuration modes and each pin has a pull-up enabled. During serial configuration modes, D0 is the DIN input. D[7:3] output internal status for asynchronous peripheral mode when RD is low. After configuration, the pins are user-programmable I/O pins.*
DP[3:0]	I/O	Selectable parity bus width from 1, 2, 4-bit, DP[0] for D[0:7], DP[1] for D[8:15], DP[2] for D[16:23], and DP[3] for D[24:32]. After configuration, this pin is a user-programmable I/O pin.*
DIN	Ι	During slave serial or master serial configuration modes, DIN accepts serial configuration data synchronous with CCLK. During parallel configuration modes, DIN is the D0 input. During configuration, a pull-up is enabled.
	I/O	
DOUT	0	During configuration, DOUT is the serial data output that can drive the DIN of daisy-chained slave devices. Data out on DOUT changes on the rising edge of CCLK.
	I/O	After configuration, DOUT is a user-programmable I/O pin.*

^{*} The FPGA States of Operation section contains more information on how to control these signals during start up. The timing of DONE release is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the activation of all user I/Os) is controlled by a second set of options.

This section describes device I/O signals to/from the embedded core excluding the signals at the CIC boundary.

Table 30. FPSC Function Pin Description

Symbol	I/O	Description
HSI LVDS Receive Pi	ns	
rxd_b_p0	I	LVDS work link—channel AA (shared with RapidIO port B).
rxd_b_n0	ı	LVDS work link—channel AA (shared with RapidIO port B).
rxd_c_p0	I	LVDS protect link—channel AA (shared with RapidIO port C).
rxd_c_n0	I	LVDS protect link—channel AA (shared with RapidIO port C).
rxd_b_p1	I	LVDS work link—channel AB (shared with RapidIO port B).
rxd_b_n1	I	LVDS work link—channel AB (shared with RapidIO port B).
rxd_c_p1	I	LVDS protect link—channel AB (shared with RapidIO port C).
rxd_c_n1	I	LVDS protect link—channel AB (shared with RapidIO port C).
rxd_b_p2	I	LVDS work link—channel AC (shared with RapidIO port B).
rxd_b_n2	I	LVDS work link—channel AC (shared with RapidIO port B).
rxd_c_p2	I	LVDS protect link—channel AC (shared with RapidIO port C).
rxd_c_n2	I	LVDS protect link—channel AC (shared with RapidIO port C).
rxd_b_p3	I	LVDS work link—channel AD (shared with RapidIO port B).
rxd_b_n3	I	LVDS work link—channel AD (shared with RapidIO port B).
rxd_c_p3	I	LVDS protect link—channel AD (shared with RapidIO port C).
rxd_c_n3	I	LVDS protect link—channel AD (shared with RapidIO port C).
rxd_b_p4	I	LVDS work link—channel BA (shared with RapidIO port B).
rxd_b_n4	I	LVDS work link—channel BA (shared with RapidIO port B).
rxd_c_p4	I	LVDS protect link—channel BA (shared with RapidIO port C).
rxd_c_n4	I	LVDS protect link—channel BA (shared with RapidIO port C).
rxd_b_p5	I	LVDS work link—channel BB (shared with RapidIO port B).
rxd_b_n5	I	LVDS work link—channel BB (shared with RapidIO port B).
rxd_c_p5	I	LVDS protect link—channel BB (shared with RapidIO port C).
rxd_c_n5	I	LVDS protect link—channel BB (shared with RapidIO port C).
rxd_b_p6	I	LVDS work link—channel BC (shared with RapidIO port B).
rxd_b_n6	I	LVDS work link—channel BC (shared with RapidIO port B).
rxd_c_p6	I	LVDS protect link—channel BC (shared with RapidIO port C).
rxd_c_n6	I	LVDS protect link—channel BC (shared with RapidIO port C).
rxd_b_p7	I	LVDS work link—channel BD (shared with RapidIO port B).
rxd_b_n7	I	LVDS work link—channel BD (shared with RapidIO port B).
rxd_c_p7	I	LVDS protect link—channel BD (shared with RapidIO port C).
rxd_c_n7	I	LVDS protect link—channel BD (shared with RapidIO port C).
DAUTREC	I	Disable auto recovery for the PLL. Internal pull-down.
Vdda_ STM	I	Analog VDD 1.5 V power supply for the HSI block.
VSSA_STM*		Analog Vss for the HSI block.

 $^{^{\}star}$ The VssA_STM is combimed with Vss in packages that contain an internal Vss plane.

Table 30. FPSC Function Pin Description (continued)

Symbol	I/O	Description		
HSI LVDS Transmit Pi	HSI LVDS Transmit Pins			
txd_b_p0	I	LVDS work link—channel AA (shared with RapidIO port B).		
txd_b_n0	I	LVDS work link—channel AA (shared with RapidIO port B).		
txd_c_p0	ı	LVDS protect link—channel AA (shared with RapidIO port C).		
txd_c_n0	I	LVDS protect link—channel AA (shared with RapidIO port C).		
txd_b_p1	I	LVDS work link—channel AB (shared with RapidIO port B).		
txd_b_n1	ı	LVDS work link—channel AB (shared with RapidIO port B).		
txd_c_p1	I	LVDS protect link—channel AB (shared with RapidIO port C).		
txd_c_n1	ı	LVDS protect link—channel AB (shared with RapidIO port C).		
txd_b_p2	ı	LVDS work link—channel AC (shared with RapidIO port B).		
txd_b_n2	ı	LVDS work link—channel AC (shared with RapidIO port B).		
txd_c_p2	I	LVDS protect link—channel AC (shared with RapidIO port C).		
txd_c_n2	I	LVDS protect link—channel AC (shared with RapidIO port C).		
txd_b_p3	I	LVDS work link—channel AD (shared with RapidIO port B).		
txd_b_n3	I	LVDS work link—channel AD (shared with RapidIO port B).		
txd_c_p3	I	LVDS protect link—channel AD (shared with RapidIO port C).		
txd_c_n3	I	LVDS protect link—channel AD (shared with RapidIO port C).		
txd_b_p4	I	LVDS work link—channel BA (shared with RapidIO port B).		
txd_b_n4	I	LVDS work link—channel BA (shared with RapidIO port B).		
txd_c_p4	I	LVDS protect link—channel BA (shared with RapidIO port C).		
txd_c_n4	I	LVDS protect link—channel BA (shared with RapidIO port C).		
txd_b_p5	I	LVDS work link—channel BB (shared with RapidIO port B).		
txd_b_n5	I	LVDS work link—channel BB (shared with RapidIO port B).		
txd_c_p5	I	LVDS protect link—channel BB (shared with RapidIO port C).		
txd_c_n5	I	LVDS protect link—channel BB (shared with RapidIO port C).		
txd_b_p6	I	LVDS work link—channel BC (shared with RapidIO port B).		
txd_b_n6	I	LVDS work link—channel BC (shared with RapidIO port B).		
txd_c_p6	I	LVDS protect link—channel BC (shared with RapidIO port C).		
txd_c_n6	I	LVDS protect link—channel BC (shared with RapidIO port C).		
txd_b_p7	I	LVDS work link—channel BD (shared with RapidIO port B).		
txd_b_n7	I	LVDS work link—channel BD (shared with RapidIO port B).		
txd_c_p7	I	LVDS protect link—channel BD (shared with RapidIO port C).		
txd_c_n7	I	LVDS protect link—channel BD (shared with RapidIO port C).		

Table 30. FPSC Function Pin Description (continued)

Symbol I/O		Description		
HSI Test Signals	1			
tstclk	I	Test clock for emulation of 622 MHz clock during PLL bypass. Internal pull-		
mreset	I	Test mode reset. Internal pull-down.		
testrst	I	Resets receiver clock division counter. Internal pull-up.		
resettx	I	Resets transmitter clock division counter. Internal pull-up.		
tstMUX[9:0]s	0	Test mode output port.		
scan_tstmd	I	Test mode enable. Must be tie-low for normal operation.		
scan_en	I	Scan test enable. Internal pull-up.		
tstsuftld	I	Internal pull-down.		
e_toggle	I	Internal pull-down.		
elsel	I	Internal pull-down.		
exdnup	1	Internal pull-down.		
RapidIO LVDS Interfa	ace Pins	(Receiver)		
rxd_a_p<7:0>	I	LVDS data for RapidIO, receiver port A.		
rxd_a_n<7:0>	I	LVDS data for RapidIO, receiver port A.		
rxsoc_a_p	ı	LVDS start-of-cell for RapidIO, receiver port A.		
rxsoc_a_n	I	LVDS start-of-cell for RapidIO, receiver port A.		
rxclk_a_p	ı	LVDS receive clock for RapidIO, receiver port A.		
rxclk_a_n	ı	LVDS receive clock for RapidIO, receiver port A.		
lvctap_a<1:0>	_	LVDS input center tap (use 0.01 uF to GND) internal pull-up.		
rxd_b_p<7:0>	I	LVDS data for RapidIO, receiver port B.		
rxd_b_n<7:0>	I	LVDS data for RapidIO, receiver port B.		
rxsoc_b_p	I	LVDS start-of-cell for RapidIO, receiver port B.		
rxsoc_b_n	I	LVDS start-of-cell for RapidIO, receiver port B.		
rxclk_b_p	I	LVDS receive clock for RapidIO, receiver port B.		
rxclk_b_n	I	LVDS receive clock for RapidIO, receiver port B.		
lvctap_b<4:0>	_	LVDS input center tap (use 0.01 µF to GND) internal pull-up.		
rxd_c_p<7:0>	I	LVDS data for RapidIO, receiver port C.		
rxd_c_n<7:0>	I	LVDS data for RapidIO, receiver port C.		
rxsoc_c_p	I	LVDS start-of-cell for RapidIO, receiver port C.		
rxsoc_c_n	I	LVDS start-of-cell for RapidIO, receiver port C.		
rxclk_c_p	I	LVDS receive clock for RapidIO, receiver port C.		
rxclk_c_n	I	LVDS receive clock for RapidIO, receiver port C.		
lvctap_c<4:0>	_	LVDS input center tap (use 0.01 µF to GND) internal pull-up.		
ref10	_	LVDS reference voltage: 1.0 V ± 3%.		
ref14	_	LVDS reference voltage: 1.4 V ± 3%.		
reshi	_	LVDS resistor high pin (100 Ω in series with reslo).		
reslo	_	LVDS resistor low pin (100Ω in series with reshi).		
VDDA_shim	I	Analog VDD 1.5 V power supply for the Rapid IO block.		
VSSA_shim	I	Analog Vss for the Rapid IO block.		

^{*} The VssA_shim is combimed with Vss in packages that contain an internal Vss plane.

Table 30. FPSC Function Pin Description (continued)

Symbol	I/O	Description		
RapidIO LVDS Interfa	RapidIO LVDS Interface Pins (Transmitter)			
txd_a_p<7:0>	0	LVDS data for RapidIO, transmitter port A.		
txd_a_n<7:0>	0	LVDS data for RapidIO, transmitter port A.		
txsoc_a_p	0	LVDS start-of-cell for RapidIO, transmitter port A.		
txsoc_a_n	0	LVDS start-of-cell for RapidIO, transmitter port A.		
txclk_a_p	0	LVDS receive clock for RapidIO, transmitter port A.		
txclk_a_n	0	LVDS receive clock for RapidIO, transmitter port A.		
txd_b_p<7:0>	0	LVDS data for RapidIO, transmitter port B.		
txd_b_n<7:0>	0	LVDS data for RapidIO, transmitter port B.		
txsoc_b_p	0	LVDS start-of-cell for RapidIO, transmitter port B.		
txsoc_b_n	0	LVDS start-of-cell for RapidIO, transmitter port B.		
txclk_b_p	0	LVDS receive clock for RapidIO, transmitter port B.		
txclk_b_n	0	LVDS receive clock for RapidIO, transmitter port B.		
txd_c_p<7:0>	0	LVDS data for RapidIO, transmitter port C.		
txd_c_n<7:0>	0	LVDS data for RapidIO, transmitter port C.		
txsoc_c_p	0	LVDS start-of-cell for RapidIO, transmitter port C.		
txsoc_c_n	0	LVDS start-of-cell for RapidIO, transmitter port C.		
txclk_c_p	0	LVDS receive clock for RapidIO, transmitter port C.		
txclk_c_n	0	LVDS receive clock for RapidIO, transmitter port C.		
MISC System Signal	s			
rst_n	I	Reset the core only. The FPGA logic is not reset by rst_n. Internal pull down allows chip to stay in reset state when external driver loses power.		
sys_clk_p	I	LVDS system clock, 50% duty cycle, also the reference clock of PLL.		
sys_clk_n	I	LVDS system clock, 50% duty cycle, also the reference clock of PLL.		
gclk_p	I	LVDS clock for RapidIO PLL internal pull-up.		
gclk_n	I	LVDS clock for RapidIO PLL internal pull-up.		
dxp	_	Temperature-sensing diode (anode +).		
dxn	_	Temperature-sensing diode (cathode –).		
lvctap_sk	0	LVDS center-tap for sys_clk (use 0.01 µf to GND).		
lvctap_gk	0	LVDS center-tap for gclk (use 0.01 µf to GND).		

In Table 31, an input refers to a signal flowing into the embedded core and an output refers to a signal flowing out of the embedded core.

Table 31. Embedded Core/FPGA Interface Signal Description

Pin Name	I/O	Description
STM or 8B/10B Signals		
dinaa<7:0>	1	Parallel bus of STM slice A, transmitter A. MSB is bit 7.
dinaa_par	I	Parity for STM slice A, transmitter A.
dinaa_fp	I	Frame pulse or K control for STM slice A, transmitter A.
dinab<7:0>	I	Parallel bus of STM slice A, transmitter B. MSB is bit 7.
dinab_par	1	Parity for STM slice A, transmitter B.
dinab_fp	I	Frame pulse or K control for STM slice A, transmitter B.
dinac<7:0>	I	Parallel bus of STM slice A, transmitter C. MSB is bit 7.
dinac_par	1	Parity for STM slice A, transmitter C.
dinac_fp	1	Frame pulse or K control for STM slice A, transmitter C.
dinad<7:0>	I	Parallel bus of STM slice A, transmitter D. MSB is bit 7.
dinad_par	I	Parity for STM slice A, transmitter D.
dinad_fp	I	Frame pulse or K control for STM slice A, transmitter D.
dinba<7:0>	I	Parallel bus of STM slice B, transmitter A. MSB is bit 7.
dinba_par	I	Parity for STM slice B, transmitter A.
dinba_fp	I	Frame pulse or K control for STM slice B, transmitter A.
dinbb<7:0>	I	Parallel bus of STM slice B, transmitter B. MSB is bit 7.
dinbb_par	ı	Parity for STM slice B, transmitter B.
dinbb_fp	ı	Frame pulse or K control for STM slice B, transmitter B.
dinbc<7:0>	I	Parallel bus of STM slice B, transmitter C. MSB is bit 7.
dinbc_par	I	Parity for STM slice B, transmitter C.
dinbc_fp	I	Frame pulse or K control for STM slice B, transmitter C.
dinbd<7:0>	I	Parallel bus of STM slice B, transmitter D. MSB is bit 7.
dinbd_par	I	Parity for STM slice B, transmitter D.
dinbd_fp	I	Frame pulse or K control for STM slice B, transmitter D.
doutaa<7:0>	0	Parallel bus of STM slice A, receiver A. MSB is bit 7.
doutaa_par	0	Parity for parallel bus of STM slice A, receiver A.
doutaa_spe	0	SPE signal for parallel bus of STM slice A, receiver A.
doutaa_c1j1	0	C1J1 signal for parallel bus of STM slice A, receiver A.
doutaa_en	0	Enable for parallel bus of STM slice A, receiver A.
doutaa_fp	0	Frame pulse or COMMADET for parallel bus of STM slice A, receiver A.
doutab<7:0>	0	Parallel bus of STM slice A, receiver B. MSB is bit 7.
doutab_par	0	Parity for parallel bus of STM slice A, receiver B.
doutab_spe	0	SPE signal for parallel bus of STM slice A, receiver B.
doutab_c1j1	0	C1J1 signal for parallel bus of STM slice A, receiver B.
doutab_en	0	Enable for parallel bus of STM slice A, receiver B.
doutab_fp	0	Frame pulse or COMMADET for parallel bus of STM slice A, receiver B.

Table 31. Embedded Core/FPGA Interface Signal Description (continued)

Pin Name	I/O	Description		
STM or 8B/10B Signals (Co	STM or 8B/10B Signals (continued)			
doutac<7:0>	0	Parallel bus of STM slice A, receiver C. MSB is bit 7.		
doutac_par	0	Parity for parallel bus of STM slice A, receiver C.		
doutac_spe	0	SPE signal for parallel bus of STM slice A, receiver C.		
doutac_c1j1	0	C1J1 signal for parallel bus of STM slice A, receiver C.		
doutac_en	0	Enable for parallel bus of STM slice A, receiver C.		
doutac_fp	0	Frame pulse or COMMADET for parallel bus of STM slice A, receiver C.		
doutad<7:0>	0	Parallel bus of STM slice A, receiver D. MSB is bit 7.		
doutad_par	0	Parity for parallel bus of STM slice A, receiver D.		
doutad_spe	0	SPE signal for parallel bus of STM slice A, receiver D.		
doutad_c1j1	0	C1J1 signal for parallel bus of STM slice A, receiver D.		
doutad_en	0	Enable for parallel bus of STM slice A, receiver D.		
doutad_fp	0	Frame pulse or COMMADET for parallel bus of STM slice A, receiver D.		
doutba<7:0>	0	Parallel bus of STM slice B, receiver A. MSB is bit 7.		
doutba_par	0	Parity for parallel bus of STM slice B, receiver A.		
doutba_spe	0	SPE signal for parallel bus of STM slice B, receiver A.		
doutba_c1j1	0	C1J1 signal for parallel bus of STM slice B, receiver A.		
doutba_en	0	Enable for parallel bus of STM slice B, receiver A.		
doutba_fp	0	Frame pulse or COMMADET for parallel bus of STM slice B, receiver A.		
doutbb<7:0>	0	Parallel bus of STM slice B, receiver B. MSB is bit 7.		
doutbb_par	0	Parity for parallel bus of STM slice B, receiver B.		
doutbb_spe	0	SPE signal for parallel bus of STM slice B, receiver B.		
doutbb_c1j1	0	C1J1 signal for parallel bus of STM slice B, receiver B.		
doutbb_en	0	Enable for parallel bus of STM slice B, receiver B.		
doutbb_fp	0	Frame pulse or COMMADET for parallel bus of STM slice B, receiver B.		
doutbc<7:0>	0	Parallel bus of STM slice B, receiver C. MSB is bit 7.		
doutbc_par	0	Parity for parallel bus of STM slice B, receiver C.		
doutbc_spe	0	SPE signal for parallel bus of STM slice B, receiver C.		
doutbc_c1j1	0	C1J1 signal for parallel bus of STM slice B, receiver C.		
doutbc_en	0	Enable for parallel bus of STM slice B, receiver C.		
doutbc_fp	0	Frame pulse or COMMADET for parallel bus of STM slice B, receiver C.		
doutbd<7:0>	0	Parallel bus of STM slice B, receiver D. MSB is bit 7.		
doutbd_par	0	Parity for parallel bus of STM slice B, receiver D.		
doutbd_spe	0	SPE signal for parallel bus of STM slice B, receiver D.		
doutbd_c1j1	0	C1J1 signal for parallel bus of STM slice B, receiver D.		
doutbd_en	0	Enable for parallel bus of STM slice B, receiver D.		
doutbd_fp	0	Frame pulse or COMMADET for parallel bus of STM slice B, receiver D.		

Table 31. Embedded Core/FPGA Interface Signal Description (continued)

Pin Name	I/O	Description
TOH Signals		
toh_clk	I	TX and RX TOH serial links clock (25 MHz to 77.76 MHz).
toh_inaa	I	TOH serial link for STM slice A, transmitter A.
toh_inab	I	TOH serial link for STM slice A, transmitter B.
toh_inac	I	TOH serial link for STM slice A, transmitter C.
toh_inad	I	TOH serial link for STM slice A, transmitter D.
toh_inba	I	TOH serial link for STM slice B, transmitter A.
toh_inbb	I	TOH serial link for STM slice B, transmitter B.
toh_inbc	I	TOH serial link for STM slice B, transmitter C.
toh_inbd	I	TOH serial link for STM slice B, transmitter D.
tx_toh_ck_en	I	TX TOH serial link clock enable.
toh_outaa	0	TOH serial link for STM slice A, receiver A.
toh_outab	0	TOH serial link for STM slice A, receiver B.
toh_outac	0	TOH serial link for STM slice A, receiver C.
toh_outad	0	TOH serial link for STM slice A, receiver D.
toh_outba	0	TOH serial link for STM slice B, receiver A.
toh_outbb	0	TOH serial link for STM slice B, receiver B.
toh_outbc	0	TOH serial link for STM slice B, receiver C.
toh_outbd	0	TOH serial link for STM slice B, receiver D.
rx_toh_ck_en	0	RX TOH serial link clock enable.
rx_toh_fp	0	RX TOH serial link frame pulse.
toh_ck_fp_en	0	A soft register bit available to enable RX TOH clock and frame pulse.
toh_aa_en	0	RX TOH enable, soft register. AND output of resistor channel AA enable and hi-z control of TOH data output AA.
toh_ab_en	0	RX TOH enable, soft register. AND output of resistor channel AB enable and hi-z control of TOH data output AB.
toh_ac_en	0	RX TOH enable, soft register. AND output of resistor channel AC enable and hi-z control of TOH data output AC.
toh_ad_en	0	RX TOH enable, soft register. AND output of resistor channel AD enable and hi-z control of TOH data output AD.
toh_ba_en	0	RX TOH enable, soft register. AND output of resistor channel BA enable and hi-z control of TOH data output BA.
toh_bb_en	0	RX TOH enable, soft register. AND output of resistor channel BB enable and hi-z control of TOH data output BB.
toh_bc_en	0	RX TOH enable, soft register. AND output of resistor channel BC enable and hi-z control of TOH data output BC.
toh_bd_en	0	RX TOH enable, soft register. AND output of resistor channel BD enable and hi-z control of TOH data output BD.

Table 31. Embedded Core/FPGA Interface Signal Description (continued)

Pin Name	I/O	Description
STM Clock and Co	ntrol	
sys_fp	ı	System frame pulse for transmitter section.
line_fp	I	Line frame pulse for receiver section.
fpga_sysclk	0	System clock (sys_clk). This signal is routed onto a primary clock net inside the FPGA, with very low skew.
prot_switch_aa	I	STM channel protection enable for channels aa and ab. Active-high.
prot_switch_ac	I	STM channel protection enable for channels ac and ac. Active-high.
prot_switch_ba	I	STM channel protection enable for channels ba and bb. Active-high.
prot_switch_bc	I	STM channel protection enable for channels bc and bd. Active-high.
lvds_prot_aa	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_ab	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_ac	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_ad	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_ba	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_bb	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_bc	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
lvds_prot_bd	I	LVDS buffer redundancy select for rx channel aa. Active-high for redundant link.
core_ready	0	During powerup and FPGA configuration sequence, the core_ready is held low. At the end of FPGA configuration, the core_ready will be held low for six clock (sys_clk) cycles and then go active-high. Flag indicates that the embedded core is out of its reset state.
cdr_clk_aa	0	Recovered clock for STM slice A, channel A.
cdr_clk_ab	0	Recovered clock for STM slice A, channel B.
cdr_clk_ac	0	Recovered clock for STM slice A, channel C.
cdr_clk_ad	0	Recovered clock for STM slice A, channel D.
cdr_clk_ba	0	Recovered clock for STM slice B, channel A.
cdr_clk_bb	0	Recovered clock for STM slice B, channel B.
cdr_clk_bc	0	Recovered clock for STM slice B, channel C.
cdr_clk_bd	0	Recovered clock for STM slice B, channel D.
8B/10B Mode Sign	als	
tx_k_ctrl_aa	I	K control bit for channel AA.
tx_k_ctrl_ab	I	K control bit for channel AB.
tx_k_ctrl_ac	I	K control bit for channel AC.
tx_k_ctrl_ad	I	K control bit for channel AD.
tx_k_ctrl_ba	I	K control bit for channel BA.
tx_k_ctrl_bb	I	K control bit for channel BB.
tx_k_ctrl_bc	I	K control bit for channel BC.
tx_k_ctrl_bd	I	K control bit for channel BD.

Table 31. Embedded Core/FPGA Interface Signal Description (continued)

Pin Name	I/O	Description
RapidIO Signals (Channe	I A)	
csysenb_a	0	System cell processing enable. After reset is released, drive this signal high when <i>RapidIO</i> is ready to transmit cells. This signal should be active after all control signals into the <i>RapidIO</i> are stable.
rstn_rx_a	0	Synchronous reset for all memory elements clocked by WRXCLK_A_FPGA (derived from PLL).
utxd_a<31:0>	0	Transmit data bus containing four octets synchronized with the rising edge of the 60 MHz—146 MHz WUTXCLK_FPGA (derived from PLL) is clocked into the transmit FIFO within the <i>RapidIO</i> .
utxsoc_a	0	Start of cell originating with the core and synchronized with the rising edge of WUTXCLK_FPGA into the transmit FIFO. Indicates that the first data word on TXD_A bus includes the first octet of a new cell in bit positions <31:24>.
rstn_utx_a	0	Synchronous reset for all memory elements in the WUTXCLK_FPGA domain.
utxtristn_a	0	Output 3-state enable (active-low). When active, the TXD_A, TXSOC_A, and TXCLK_A LVDS drivers are 3-stated.
ytristn_a	0	3-state override for transmit outputs (active-low). This signal is ignored during reset, but takes priority over all 3-state control signals otherwise.
zrxd_a<31:0>	0	32-bit data from the receive module. The bus contains four octets and reflects data received via the high-speed RXD_A data bus.
zrxsoc_a	0	Indicates the presence of the first octet of a new cell within the first 32-bit data word on the RXD_A bus in bit positions <31:24>.
zrxsocviol_a	0	Indicates a minimum cell violation within the receive module. This signal will transition active-high coincident with RXSOC. This indicates that the new cell overran the previous cell and that the previous cell is in violation of the minimum cell size.
zrxalnviol_a	0	Indicates an alignment error. An active state signals RXSOC was captured on a negative RXCLK edge. This signal will stay high for a single WRXCLK_A_FPGA cycle coincident with RXSOC.
zclkstat_a	0	Indicates the loss or absence of a clock on the LVDS clock (RXCLK). After the validation of the absence of the clock, this signal will stay high for the duration of the absence of the clock.
wrxclk_a_fpga	0	Derived from high-speed LVDS clock RXCLK (= RXCLK/2).
RapidIO Signals (Channe	IB)	
csysenb_b	I	System cell processing enable. After reset is released, drive this signal high when <i>RapidIO</i> is ready to transmit cells. This signal should be active after all control signals into the <i>RapidIO</i> are stable.

Table 31. Embedded Core/FPGA Interface Signal Description (continued)

Pin Name	I/O	Description
RapidIO Signals (Channel	B) (continued)
rstn_rx_b	I	Synchronous reset for all memory elements clocked by WRXCLK_B_FPGA (derived from PLL).
utxd_b<31:0>	I	Transmit data bus containing four octets synchronized with the rising edge of the 60 MHz—146 MHz WUTXCLK_FPGA (derived from PLL) is clocked into the transmit FIFO within the <i>RapidIO</i> .
utxsoc_b	1	Start of cell originating with the core and synchronized with the rising edge of WUTXCLK_FPGA into the transmit FIFO. Indicates that the first data word on TXD_B bus includes the first octet of a new cell in bit positions <31:24>.
rstn_utx_b	I	Synchronous reset for all memory elements in the WUTXCLK_FPGA domain.
utxtristn_b	1	Output 3-state enable (active-low). When active, the TXD_B, TXSOC_B, and TXCLK_B LVDS drivers are 3-stated.
ytristn_b	I	3-state override for transmit outputs (active-low). This signal is ignored during reset, but takes priority over all 3-state control signals otherwise.
zrxd_b<31:0>	0	32-bit data from the receive module. The bus contains four octets and reflects data received via the high-speed RXD_B data bus.
zrxsoc_b	0	Indicates the presence of the first octet of a new cell within the first 32-bit data word on the RXD_B bus in bit positions <31:24>.
zrxsocviol_b	0	Indicates a minimum cell violation within the receive module. This signal will transition active-high coincident with RXSOC. This indicates that the new cell overran the previous cell and that the previous cell is in violation of the minimum cell size.
zrxalnviol_b	0	Indicates an alignment error. An active state signals RXSOC was captured on a negative RXCLK edge. This signal will stay high for a single WRXCLK_B_FPGA cycle coincident with RXSOC.
zclkstat_b	0	Indicates the loss or absence of a clock on the LVDS clock (RXCLK). After the validation of the absence of the clock, this signal will stay high for the duration of the absence of the clock.
wrxclk_b_fpga	0	Derived from high-speed LVDS clock RXCLK (= RXCLK/2).
RapidIO Signals (Channel	C)	
csysenb_c	I	System cell processing enable. After reset is released, drive this signal high when <i>RapidIO</i> is ready to transmit cells. This signal should be active after all control signals into the <i>RapidIO</i> are stable.
rstn_rx_c	I	Synchronous reset for all memory elements clocked by WRXCLK_C_FPGA (derived from PLL).

Table 31. Embedded Core/FPGA Interface Signal Description (continued)

Pin Name	I/O	Description
RapidIO Signals (Channe	el C) (continued)	
utxd_c<31:0>	I	Transmit data bus containing four octets synchronized with the rising edge of the 60 MHz—146 MHz WUTXCLK_FPGA (derived from PLL) is clocked into the transmit FIFO within the <i>RapidIO</i> .
utxsoc_c	I	Start of cell originating with the core and synchronized with the rising edge of WUTXCLK_FPGA into the transmit FIFO. Indicates that the first data word on TXD_C bus includes the first octet of a new cell in bit positions <31:24>.
rstn_utx_c	I	Synchronous reset for all memory elements in the WUTXCLK_FPGA domain.
utxtristn_c	I	Output 3-state enable (active-low). When active, the TXD_C, TXSOC_C, and TXCLK_C LVDS drivers are 3-stated.
ytristn_c	I	3-state override for transmit outputs (active-low). This signal is ignored during reset, but takes priority over all 3-state control signals otherwise.
zrxd_c<31:0>	0	32-bit data from the receive module. The bus contains four octets and reflects data received via the high-speed RXD_C data bus.
zrxsoc_c	0	Indicates the presence of the first octet of a new cell within the first 32-bit data word on the RXD_C bus in bit positions <31:24>.
zrxsocviol_c	0	Indicates a minimum cell violation within the receive module. This signal will transition active-high coincident with RXSOC. This indicates that the new cell overran the previous cell and that the previous cell is in violation of the minimum cell size.
zrxalnviol_c	0	Indicates an alignment error. An active state signals RXSOC was captured on a negative RXCLK edge. This signal will stay high for a single WRXCLK_C_FPGA cycle coincident with RXSOC.
zclkstat_c	0	Indicates the loss or absence of a clock on the LVDS clock (RXCLK). After the validation of the absence of the clock, this signal will stay high for the duration of the absence of the clock.
wrxclk_c_fpga	0	Derived from high-speed LVDS clock RXCLK (= RXCLK/2).
RapidIO Signals		
wutxclk_fpga	0	One X core clock (60 MHz—146 MHz) generated from an internal PLL circuit. Input data on UTXD<31:0> and UTXSCO are synchronous to this clock. The transmit FIFO inputs are clocked by this clock. The test interface module also runs off this clock. This clock is sent to the FPGA logic.
halfclk_fpga	0	1/2 X main PLL output clock. Phase aligned with PFCLK. Nominal frequency range is 30 MHz to 73 MHz. Duty cycle spec is 47%/53%.

Package Pinouts

Table 33 and Table 34 provide the package pin and pin function for the ORT8850 FPSC and packages. The bond pad name is identified in the PIO nomeclature used in the *ORCA* Foundry design editor. The Bank column provides information as to which output voltage level bank the given pin is in. The Group column provides information as to the group of pins the given pin is in. This is used to show which VREF pin is used to provide the reference voltage for single-ended limited-swing I/Os. If none of these buffer types (such as SSTL, GTL, HSTL) are used in a given group, then the VREF pin is available as an I/O pin.

When the number of FPGA bond pads exceeds the number of package pins, bond pads are unused. When the number of package pins exceeds the number of bond pads, package pins are left unconnected (no connects). When a package pin is to be left as a no connect for a specific die, it is indicated as a note in the device column for the FPGA. The tables provide no information on unused pads.

The pinouts for both the ORT8850H and ORT8850L in the 680 PBGAM package are shown in Table 32. In order to allow pin-for-pin compatible board layouts that can accommodate both devices, some key compatibility issues include the following.:

- Unused Pins. As shown in Table 32, there are 19 balls that are not available in the ORT8850L, but are available in the ORT8850H. These user I/Os should not be used if the ORT8850L may be used.
- Shared Control Signals on I/O Registers. The ORCA Series 4 architecture shares clock and control signals between two adjacent I/O pads. If I/O registers are used, incompatibilities may arise between ORT8850L and ORT8850H when different clock or control signals are needed on adjacent package pins. This is because one device may allow independent clock or control signals on these adjacent pins, while the other may force them to be the same. There are two ways to avoid this issue.
 - Always keep an open bonded pin (non-bonded pins for the ORT8850L do not count) between pins that require different clock or control signals. Note that this open pin can be used to connect signals that do not require the use of I/O registers to meet timing.
 - Place and route the design in both the ORT8850H and ORT8850L to verify both produce valid designs. Note that this method guarantees the

- current design, but does not necessarily guard against issues that can occur when design changes are made that affect I/O registers.
- 2X/4X I/O Shift Registers. If 2X I/O shift registers or 4X I/O shift registers are used in the design, this may cause incompatibilities between the ORT880L and ORT8850H because only the A and C I/Os in a PIC support 2X I/O shift registers and only A I/Os supports 4X I/O shift register mode. A and C I/Os are shown in the following pinout tables under the I/O pad columns as those ending in A or C.
- Edge Clock Input Pins. The input buffers for fast edge clocks are only available at the C I/O pad. The C I/Os are shown in the following pinout tables under the I/O pad colums as those ending in C.
- Unused Pins. One of the incompatibilities is due to the fact that the ORT8850L is a much smaller array and does not provide as many programmable IOs (PIOs). Table 32 shows a list of bonded ORT8850H PIOs that are unused in the ORT8850L.

Table 32. ORT8850H Pins That Are Unused in ORT8850L

BGA Ball Bonds	ORT8850H PIOs
K4	PL11A
M5	PL13A
R5	PL20A
T5	PL21A
W4	PL27A
AA2	PL28A
Y4	PL29A
AC4	PL35A
AD5	PL37A
AG1	PL38A
AP4	PB3A
AK10	PB9A
AK11	PB10A
AM9	PB11A
AN9	PB12A
AM14	PB19A
AN14	PB20A
D11	PT12A
E13	PT11A

Users should avoid using these pins if they plan to migrate their ORT8850H design to an ORT8850L.

Table 33. ORT8850L 352-Pin PBGA Pinout

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
A1	_	_	Vss	Vss	_	_
B1	_	_	VDD33	VDD33	_	_
C2	_	_	0	PRD_DATA	RD_DATA/TDO	_
AA23	_	_	VDD15	VDD15	_	_
C1	_	_	I	PRESET_N	RESET_N	_
E4	_	_	I	PRD_CFG_N	RD_CFG_N	_
D1	_	_	I	PPRGRM_N	PRGRM_N	_
D2	0 (TL)	_	VDDIO0	VDDIO0	_	_
E3	0 (TL)	7	Ю	PL2D	PLL_CK0C/HPPLL	L12C_A0
E2	0 (TL)	7	Ю	PL2C	PLL_CK0T/HPPLL	L12T_A0
A2	_	_	Vss	Vss	_	_
E1	0 (TL)	7	Ю	PL2A	VREF_0_07	_
F3	0 (TL)	7	Ю	PL3D	D5	L13C_A0
F2	0 (TL)	7	Ю	PL3C	D6	L13T_A0
G4	0 (TL)	8	Ю	PL4D	HDC	L14C_A0
G3	0 (TL)	8	Ю	PL4C	LDC_N	L14T_A0
A26	_	_	Vss	Vss	_	_
G2	0 (TL)	9	Ю	PL5C	D7	_
F1	0 (TL)	_	VDDIO0	VDDIO0	_	_
H2	0 (TL)	9	Ю	PL5B	VREF_0_09	L15C_A0
H3	0 (TL)	9	Ю	PL5A	A17/PPC_A31	L15T_A0
G1	0 (TL)	9	Ю	PL6D	CS0_N	L16C_A0
H1	0 (TL)	9	Ю	PL6C	CS1	L16T_A0
AC13	_	_	Vss	Vss	_	_
J4	0 (TL)	10	Ю	PL7D	INIT_N	L17C_A0
J3	0 (TL)	10	Ю	PL7C	DOUT	L17T_A0
AA4	_	_	VDD15	VDD15	_	_
J2	0 (TL)	10	Ю	PL7B	VREF_0_10	L18C_A0
J1	0 (TL)	10	Ю	PL7A	A16/PPC_A30	L18T_A0
K4	7 (CL)	1	Ю	PL8D	A15/PPC_A29	L1C_A0
K3	7 (CL)	1	Ю	PL8C	A14/PPC_A28	L1T_A0
K2	7 (CL)	1	Ю	PL9D	VREF_7_01	L2C_A0
K1	7 (CL)	1	Ю	PL9C	D4	L2T_A0
AD3	_	_	Vss	Vss	_	<u> </u>
L1	7 (CL)	2	Ю	PL10D	RDY/BUSY_N/RCLK	L3C_A0
L2	7 (CL)	2	Ю	PL10C	VREF_7_02	L3T_A0
L3	7 (CL)	_	VDDIO7	VDDIO7	_	_
M1	7 (CL)	2	Ю	PL10B	A13/PPC_A27	L4C_A0
M2	7 (CL)	2	Ю	PL10A	A12/PPC_A26	L4T_A0
AE1	_	_	Vss	Vss	_	_
M4	7 (CL)	3	Ю	PL11B	A11/PPC_A25	L5C_A0
M3	7 (CL)	3	Ю	PL11A	VREF_7_03	L5T_A0

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
AC11	_	_	VDD15	VDD15		_
N2	7 (CL)	4	Ю	PL13D	RD_N/MPI_STRB_N	L6C_A0
N3	7 (CL)	4	Ю	PL13C	VREF_7_04	L6T_A0
AE2	_	_	Vss	Vss		_
N1	7 (CL)	4	IO	PL14D	PLCK0C	L7C_A0
P1	7 (CL)	4	IO	PL14C	PLCK0T	L7T_A0
P2	7 (CL)	_	VDDIO7	VDDIO7	_	_
AE25	_	_	Vss	Vss	_	_
P3	7 (CL)	5	IO	PL15D	A10/PPC_A24	L8C_A0
P4	7 (CL)	5	Ю	PL15C	A9/PPC_A23	L8T_A0
AF1	_	_	Vss	Vss	_	_
R1	7 (CL)	5	Ю	PL16D	A8/PPC_A22	L9C_A0
R2	7 (CL)	5	Ю	PL16C	VREF_7_05	L9T_A0
AC16	_	_	VDD15	VDD15	_	_
R3	7 (CL)	6	Ю	PL17D	PLCK1C	L10C_A0
R4	7 (CL)	6	Ю	PL17C	PLCK1T	L10T_A0
AF25	_	_	Vss	Vss	_	_
T1	7 (CL)	6	IO	PL17B	VREF_7_06	L11C_A0
T2	7 (CL)	6	Ю	PL17A	A7/PPC_A21	L11T_A0
U1	7 (CL)	6	IO	PL18D	A6/PPC_A20	L12C_A0
U2	7 (CL)	6	IO	PL18C	A5/PPC_A19	L12T_A0
Т3	7 (CL)	_	VDDIO7	VDDIO7	-	_
V1	7 (CL)	7	Ю	PL19D	WR_N/MPI_RW	L13C_A0
V2	7 (CL)	7	Ю	PL19C	VREF_7_07	L13T_A0
W1	7 (CL)	8	Ю	PL20D	A4/PPC_A18	L14C_A0
Y1	7 (CL)	8	Ю	PL20C	VREF_7_08	L14T_A0
U3	7 (CL)	8	Ю	PL20B	A3/PPC_A17	L15C_A0
U4	7 (CL)	8	Ю	PL20A	A2/PPC_A16	L15T_A0
V3	7 (CL)	8	Ю	PL21D	A1/PPC_A15	L16C_D0
W2	7 (CL)	8	Ю	PL21C	A0/PPC_A14	L16T_D0
Y2	7 (CL)	8	IO	PL21B	DP0	L17C_D0
W3	7 (CL)	8	Ю	PL21A	DP1	L17T_D0
AA1	6 (BL)	1	Ю	PL22D	D8	L1C_A0
AB1	6 (BL)	1	Ю	PL22C	VREF_6_01	L1T_A0
B25	_	_	Vss	Vss	_	_
W4	6 (BL)	1	Ю	PL22B	D9	L2C_D0
Y3	6 (BL)	1	Ю	PL22A	D10	L2T_D0
Y4	6 (BL)	_	VDDIO6	VDDIO6	_	_
AA2	6 (BL)	3	IO	PL24D	D11	L3C_A0
AA3	6 (BL)	3	Ю	PL24C	D12	L3T_A0
B26	_	_	Vss	Vss	_	_
AB3	6 (BL)	3	IO	PL25D	VREF_6_03	L4C_A0

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
AB2	6 (BL)	3	Ю	PL25C	D13	L4T_A0
AC2	6 (BL)	4	Ю	PL26C	VREF_6_04	_
C24	_	_	Vss	Vss	_	_
AC1	6 (BL)	4	Ю	PL27D	PLL_CK7C/HPPLL	L5C_A0
AD1	6 (BL)	4	Ю	PL27C	PLL_CK7T/HPPLL	L5T_A0
C3	_	_	Vss	Vss	_	_
D14	_	_	Vss	Vss	_	_
AB4	_	_	I	PTEMP	PTEMP	_
AC3	6 (BL)	_	VDDIO6	VDDIO6	_	_
AC21	_	_	VDD15	VDD15	_	_
AD2	_	_	Ю	LVDS_R	LVDS_R	_
AF2	_	_	VDD33	VDD33	_	
D19	_	_	Vss	Vss	_	
AE3	_	_	VDD33	VDD33	_	
AC6	_	_	VDD15	VDD15	_	_
AF3	6 (BL)	5	Ю	PB2A	DP2	_
AD4	6 (BL)	5	Ю	PB2C	PLL_CK6T/PPLL	L6T_A0
AE4	6 (BL)	5	Ю	PB2D	PLL_CK6C/PPLL	L6C_A0
AC5	6 (BL)	5	Ю	PB3C	VREF_6_05	L7T_A0
AD5	6 (BL)	5	Ю	PB3D	DP3	L7C_A0
D23	_	_	Vss	Vss	_	_
AE5	6 (BL)	6	IO	PB4C	VREF_6_06	L8T_D0
AF4	6 (BL)	6	IO	PB4D	D14	L8C_D0
AC7	6 (BL)	_	VDDIO6	VDDIO6	_	_
AD6	6 (BL)	7	Ю	PB5C	D15	L9T_A0
AE6	6 (BL)	7	Ю	PB5D	D16	L9C_A0
AF5	6 (BL)	7	O	PB6A	D17	L10T_A0
AF6	6 (BL)	7	O	PB6B	D18	L10C_A0
D4	_	_	Vss	Vss	_	_
AD7	6 (BL)	7	Ю	PB6C	VREF_6_07	L11T_A0
AE7	6 (BL)	7	Ю	PB6D	D19	L11C_A0
AD8	6 (BL)	8	Ю	PB7A	D20	L12T_A0
AE8	6 (BL)	8	Ю	PB7B	D21	L12C_A0
AF7	6 (BL)	8	Ю	PB7C	VREF_6_08	L13T_A0
AF8	6 (BL)	8	Ю	PB7D	D22	L13C_A0
D9	_	_	Vss	Vss	_	_
AC9	6 (BL)	9	Ю	PB8C	D23	L14T_A0
AD9	6 (BL)	9	Ю	PB8D	D24	L14C_A0
AE9	6 (BL)	9	Ю	PB9C	VREF_6_09	L15T_A0
AF9	6 (BL)	9	Ю	PB9D	D25	L15C_A0
AC10	6 (BL)	10	Ю	PB10C	D26	L16T_A0
AD10	6 (BL)	10	IO	PB10D	D27	L16C_A0

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
AE10	6 (BL)	_	VDDIO6	VDDIO6	_	_
AD11	6 (BL)	10	Ю	PB11C	VREF_6_10	L17T_A0
AE11	6 (BL)	10	Ю	PB11D	D28	L17C_A0
AF10	6 (BL)	11	Ю	PB12A	D29	L18T_A0
AF11	6 (BL)	11	Ю	PB12B	D30	L18C_A0
AC12	6 (BL)	11	Ю	PB12C	VREF_6_11	L19T_A0
AD12	6 (BL)	11	Ю	PB12D	D31	L19C_A0
AE12	5 (BC)	1	Ю	PB14A	_	L1T_A0
AF12	5 (BC)	1	Ю	PB14B	_	L1C_A0
H4	_	_	Vss	Vss	_	_
AE13	5 (BC)	1	Ю	PB15A	VREF_5_01	L2T_A0
AF13	5 (BC)	1	Ю	PB15B	_	L2C_A0
AD13	5 (BC)	_	VDDIO5	VDDIO5	_	_
AF14	5 (BC)	2	Ю	PB16A	PBCK0T	L3T_A0
AE14	5 (BC)	2	Ю	PB16B	PBCK0C	L3C_A0
D11	_	_	VDD15	VDD15	_	_
AD14	5 (BC)	2	Ю	PB17A	VREF_5_02	L4T_A0
AC14	5 (BC)	2	Ю	PB17B	_	L4C_A0
J23	_	_	Vss	Vss	_	_
AF15	5 (BC)	3	Ю	PB18A	_	L5T_A0
AE15	5 (BC)	3	Ю	PB18B	VREF_5_03	L5C_A0
N4	_	_	Vss	Vss	_	_
AD15	5 (BC)	3	Ю	PB19A	_	L6T_A0
AC15	5 (BC)	3	Ю	PB19B	_	L6C_A0
P23	_	_	Vss	Vss	_	_
AF16	5 (BC)	3	IO	PB20A	PBCK1T	L7T_A0
AF17	5 (BC)	3	IO	PB20B	PBCK1C	L7C_A0
AE16	5 (BC)	4	IO	PB21A	_	L8T_A0
AD16	5 (BC)	4	IO	PB21B	_	L8C_A0
V4			Vss	Vss	_	_
AE17	5 (BC)	4	IO	PB22A	_	L9T_A0
AD17	5 (BC)	4	Ю	PB22B	VREF_5_04	L9C_A0
W23	_	_	Vss	Vss	_	_
AC17	5 (BC)	_	VDDIO5	VDDIO5	_	
AF18	5 (BC)	5	Ю	PB23C	_	L10T_A0
AF19	5 (BC)	5	Ю	PB23D	VREF_5_05	L10C_A0
L11	_	_	Vss	Vss	_	
AE18	5 (BC)	6	Ю	PB26A		L11T_A0
AD18	5 (BC)	6	Ю	PB26B	VREF_5_06	L11C_A0
D16			VDD15	VDD15		_
L12			Vss	Vss	_	_
L13	_	_	Vss	Vss	_	_

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
AE19	_	_	0	TXD_C0_N	_	L1N_A0
AD19	_	_	0	TXD_C0_P	_	L1P_A0
AC19	_	_	VDD33	VDD33	_	_
AF20	_	_	0	TXD_C1_N	_	L2N_A0
AF21	_	_	0	TXD_C1_P	_	L2P_A0
L14	_	_	Vss	Vss	_	_
AE20	_	_	0	TXD_C2_N	_	L3N_A0
AD20	_	_	0	TXD_C2_P	_	L3P_A0
AC20	_	_	VDD33	VDD33	_	_
AE21	_		0	TXD_C3_N	_	L4N_A0
AD21	_	_	0	TXD_C3_P	_	L4P_A0
L15	_	_	Vss	Vss	_	_
D21	_		VDD15	VDD15	_	
AF22	_		0	TXSOC_C_N	_	L5N_A0
AF23	_		0	TXSOC_C_P	_	L5P_A0
AE22			VDD33	VDD33	_	_
AD22		_	0	TXCLK_C_N	_	L6N_A0
AC22		_	0	TXCLK_C_P	_	L6P_A0
L16			Vss	Vss	_	_
M11	_	_	Vss	Vss	_	_
M12		_	Vss	Vss	_	_
AE23			I	DAUTREC	_	_
AD23	_		1	TSTCLK	_	
AF24		_	VDD33	VDD33	_	_
AE24	_	_	I	TESTRST	_	
AE26	_	_	1	TSTSHFTLD	_	_
M13		_	Vss	Vss	_	_
D6			VDD15	VDD15	_	_
F23	_		VDD15	VDD15	_	_
M14	_		Vss	Vss	_	_
M15			Vss	Vss	_	
AB23		_	VDD33	VDD33		_
AC24	_	_	1	RESETTX	_	_
AD25			I	ETOGGLE	_	_
AD26		_	I	ECSEL	_	_
M16		_	Vss	Vss	_	_
AC25		_	ı	EXDNUP	_	_
AC26		_	I	MRESET	_	_
AB24	_	_	Ī	RXD_C0_N	_	L7N_A0
AA24		_	<u> </u>	RXD_C0_P	_	L7P_A0
N11		_	Vss	Vss	_	
AB25		_	I	RXD_C1_N		L8N_A0

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
AB26	_	_	I	RXD_C1_P	_	L8P_A0
Y23	_	_	I	LVCTAP_C_0	_	_
Y24	_	_	I	RXD_C2_N	_	L9N_A0
Y25	_	_	I	RXD_C2_P	_	L9P_A0
N12	_	_	Vss	Vss	_	_
AA25	_	_	I	RXD_C3_N	_	L10N_A0
AA26	_	_	I	RXD_C3_P	_	L10P_A0
W24	_	_	I	LVCTAP_C_1	_	_
Y26	_	_	I	RXSOC_C_N	_	L11N_A0
W26	_	_	I	RXSOC_C_P	_	L11P_A0
N13	_	_	Vss	Vss	_	_
V23	_	_	I	RXCLK_C_N	_	L12N_A0
V24	_	_	I	RXCLK_C_P	_	L12P_A0
W25	_	_	I	LVCTAP_C_2	_	_
N14	_	_	Vss	Vss	_	_
F4	_	_	VDD15	VDD15	_	_
N15	_	_	Vss	Vss	_	_
U24	_	_	VDDA_STM	VDDA_STM	_	_
U23	_	_	VssA_STM	VssA_STM	_	_
N16	_	_	Vss	Vss	_	_
V25	_	_	I	SYS_CLK_N	_	L13N_A0
V26	_		I	SYS_CLK_P	_	L13P_A0
U25	_	_	VDD33	VDD33	_	_
U26	_	_	I	LVCTAP_SK	_	_
P11	_	_	Vss	Vss	_	_
T24	_		I	RXD_B0_N	_	L14N_A0
T25	_	_	I	RXD_B0_P	_	L14P_A0
P12	_	_	Vss	Vss	_	_
T26		_	I	RXD_B1_N	-	L15N_A0
R26	_	_	I	RXD_B1_P	_	L15P_A0
L23	_	_	VDD15	VDD15	_	_
R23	_	_	I	LVCTAP_B_0	_	_
R24	_	_	I	RXD_B2_N	_	L16N_A0
R25	_	_	I	RXD_B2_P		L16P_A0
P13	_	_	Vss	Vss		_
P26		_	I	RXD_B3_N	_	L17N_A0
P25	_	_	I	RXD_B3_P	_	L17P_A0
P24	_	_	I	LVCTAP_B_1	_	_
P14		_	Vss	Vss		_
N26	_	_	VDD33	VDD33		_
P15	_	_	Vss	Vss		_
L4		_	VDD15	VDD15	_	_

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
P16	_		Vss	Vss	_	_
R11	_	_	Vss	Vss	_	_
N24	_	_	I	RESLO	_	_
N23	_	_	I	RESHI	_	_
N25	_	_	I	REF14	_	_
M26	_	_	I	REF10	_	_
M25	_	_	VDD33	VDD33	_	_
R12	_	_	Vss	Vss	_	_
M24	_	_	0	TXD_B0_N	_	L18N_A0
M23	_	_	0	TXD_B0_P	_	L18P_A0
L26	_	_	0	TXD_B1_N	_	L19N_A0
K26	_	_	0	TXD_B1_P	_	L19P_A0
R13	_	_	Vss	Vss	_	_
L25	_	_	0	TXD_B2_N	_	L20N_A0
L24	_	_	0	TXD_B2_P	_	L20P_A0
K25	_	_	0	TXD_B3_N	_	L21N_A0
K24	_	_	0	TXD_B3_P	_	L21P_A0
R14	_	_	Vss	Vss	_	_
J26	_	_	VDD33	VDD33	_	_
J25	_	_	I	GCLK_N	_	L22N_D0
H26	_	_	I	GCLK_P	_	L22P_D0
G26	_	_	VDD33	VDD33	_	_
K23	_	_	I	LVCTAP_GK	_	_
J24	_	_	VDDA_SHIM	VDDA_SHIM	_	_
F26	_	_	VssA_SHIM	VssA_SHIM	_	_
H25	_	_	I	RXD_A0_N	_	L23N_A0
G25	_	_	I	RXD_A0_P	_	L23P_A0
H24	_	_	I	RXD_A1_N	_	L24N_A0
H23	_	_	I	RXD_A1_P	_	L24P_A0
E26	_	_	I	LVCTAP_A_0	_	_
E25	_	_	VDD33	VDD33	_	_
G24	_	_	I	RXSOC_A_N	_	L25N_A0
G23	_	_	I	RXSOC_A_P	_	L25P_A0
F25	_	_	I	RXCLK_A_N	_	L26N_A0
F24	_	_	I	RXCLK_A_P	_	L26P_A0
D26	_	_	I	LVCTAP_A_2	_	_
C26	_	_	VDD33	VDD33	_	_
D25	_	_	0	TSTMUX0S	_	_
E24	_	_	0	TSTMUX1S	_	_
C25	_	_	0	TSTMUX2S	_	_
E23	_		0	TSTMUX3S	_	_
D24	_	_	0	TSTMUX4S	_	_

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
A25	_	_	VDD33	VDD33	_	_
B24	_	_	0	TSTMUX5S	_	_
A24	_		VDD33	VDD33	_	_
C23	_	_	0	TSTMUX6S	_	_
B23	_	_	0	TSTMUX7S	_	_
A23	_	_	0	TSTMUX8S	_	_
D22	_	_	0	TSTMUX9S	_	_
C22	_	_	VDD33	VDD33	_	_
A22	_		I	SCANEN	_	_
B22	_		I	SCAN_TSTMD	_	_
C21	_	_	I	RST_N	_	_
B21	_		0	TXD_A0_N	_	L27N_A0
A21	_		0	TXD_A0_P	_	L27P_A0
D20	_		0	TXD_A1_N	_	L28N_A0
C20	_		0	TXD_A1_P	_	L28P_A0
B20	_		0	TXSOC_A_N	_	L29N_A0
A20	_		0	TXSOC_A_P	_	L29P_A0
C19	_		0	TXCLK_A_N	_	L30N_A0
B19	_		0	TXCLK_A_P	_	L30P_A0
A19	_		VDD33	VDD33	_	_
R15	_		Vss	Vss	_	_
D18	1 (TC)	1	IO	PT26D	_	L1C_A0
C18	1 (TC)	1	IO	PT26C	_	L1T_A0
B18	1 (TC)	1	Ю	PT25D	VREF_1_01	L2C_A0
A18	1 (TC)	1	IO	PT25C	_	L2T_A0
R16	_		Vss	Vss	_	_
D17	1 (TC)	1	Ю	PT25B	_	L3C_A0
C17	1 (TC)	1	Ю	PT25A	_	L3T_A0
B17	1 (TC)	2	Ю	PT24D	_	L4C_A0
A17	1 (TC)	2	Ю	PT24C	VREF_1_02	L4T_A0
C16	1 (TC)		VDDIO1	VDDIO1	_	_
B16	1 (TC)	2	Ю	PT23D	_	L5C_A0
A16	1 (TC)	2	Ю	PT23C	_	L5T_A0
T11	_	_	Vss	Vss		_
D15	1 (TC)	3	Ю	PT22D	-	L6C_A0
C15	1 (TC)	3	Ю	PT22C	VREF_1_03	L6T_A0
T23	_	_	VDD15	VDD15		_
B15	1 (TC)	3	Ю	PT21D	-	L7C_A0
A15	1 (TC)	3	Ю	PT21C	<u> </u>	L7T_A0
T12	_	_	Vss	Vss		_
C14	1 (TC)	4	Ю	PT19D	_	L8C_A0
B14	1 (TC)	4	Ю	PT19C		L8T_A0

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	1/0	ORT8850L	Additional Function	Pair
T13	_	_	Vss	Vss	_	_
C13	1 (TC)	4	IO	PT18D	_	L9C_A0
D13	1 (TC)	4	IO	PT18C	VREF_1_04	L9T_A0
A14	1 (TC)		VDDIO1	VDDIO1	_	_
B13	1 (TC)	5	IO	PT17D	PTCK1C	L10C_A0
A13	1 (TC)	5	IO	PT17C	PTCK1T	L10T_A0
T14	_		Vss	Vss	_	_
C12	1 (TC)	5	IO	PT16D	PTCK0C	L11C_A0
D12	1 (TC)	5	IO	PT16C	PTCK0T	L11T_A0
T4	_		VDD15	VDD15	_	_
B12	1 (TC)	5	IO	PT15D	VREF_1_05	L12C_A0
A12	1 (TC)	5	IO	PT15C	_	L12T_A0
T15	_		Vss	Vss	_	_
B11	1 (TC)	6	IO	PT13D	_	L13C_A0
C11	1 (TC)	6	IO	PT13C	VREF_1_06	L13T_A0
T16	_		Vss	Vss	_	_
A11	0 (TL)	1	IO	PT11D	MPI_RTRY_N	L1C_A0
A10	0 (TL)	1	IO	PT11C	MPI_ACK_N	L1C_A0
B10	0 (TL)		VDDIO0	VDDIO0	_	_
C10	0 (TL)	1	IO	PT10D	MO	L2C_A0
D10	0 (TL)	1	IO	PT10C	M1	L2T_A0
B9	0 (TL)	2	IO	PT10B	MPI_CLK	L3C_A0
C9	0 (TL)	2	IO	PT10A	A21/MPI_BURST_N	L3C_A0
A9	0 (TL)	2	IO	PT9D	M2	L4C_D0
B8	0 (TL)	2	IO	PT9C	M3	L4T_D0
A8	0 (TL)	2	IO	PT9B	VREF_0_02	L5C_A0
A7	0 (TL)	2	IO	PT9A	MPI_TEA_N	L5T_A0
C8	0 (TL)	3	IO	PT7D	D0	L6C_A0
D8	0 (TL)	3	IO	PT7C	TMS	L6T_A0
AC18	_	_	Vss	Vss	_	_
B7	0 (TL)	4	IO	PT7B	A20/MPI_BDIP_N	L7C_A0
C7	0 (TL)	4	IO	PT7A	A19/MPI_TSZ1	L7T_A0
B6	0 (TL)	4	IO	PT6D	A18/MPI_TSZ0	L8C_A0
C6	0 (TL)	4	IO	PT6C	D3	L8T_A0
D7	0 (TL)	_	VDDIO0	VDDIO0		_
A6	0 (TL)	5	Ю	PT5D	D1	L9C_A0
A5	0 (TL)	5	Ю	PT5C	D2	L9T_A0
AC23	_	_	Vss	Vss	_	_
B5	0 (TL)	5	Ю	PT4D	TDI	L10C_A0
C5	0 (TL)	5	Ю	PT4C	TCK	L10T_A0
A4	0 (TL)	6	Ю	PT3C	VREF_0_06	
AC4	_		Vss	Vss	_	

Table 33. ORT8850L 352-Pin PBGA Pinout (continued)

BA352	VDDIO Bank	VREF Group	I/O	ORT8850L	Additional Function	Pair
B4	0 (TL)	6	IO	PT2D	PLL_CK1C/PPLL	L11C_A0
C4	0 (TL)	6	IO	PT2C	PLL_CK1T/PPLL	L11T_A0
А3	_	_	0	PCFG_MPI_IRQ	CFG_IRQ_N/MPI_IRQ_N	_
В3	_	_	IO	PCCLK	CCLK	_
D3	_	_	IO	PDONE	DONE	_
D5	_	_	VDD33	VDD33	_	_
AC8	_	_	Vss	Vss	_	_
AD24	_	_	Vss	Vss	_	_
AF26	_	_	Vss	Vss	_	_
B2	_	_	Vss	Vss	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
A1		_	Vss	Vss	Vss	_	_
E4			VDD33	VDD33	VDD33	-	_
F5	_	_	0	PRD_DATA	PRD_DATA	RD_DATA/TDO	_
D2	_	_	I	PRESET_N	PRESET_N	RESET_N	_
E3			I	PRD_CFG_N	PRD_CFG_N	RD_CFG_N	_
G5	_	_	I	PPRGRM_N	PPRGRM_N	PRGRM_N	_
C4	0 (TL)		VDDIO0	VDDIO0	VDDIO0	_	_
F4	0 (TL)	7	Ю	PL2D	PL2D	PLL_CK0C/HPPLL	L21C_D2
D1	0 (TL)	7	Ю	PL2C	PL2C	PLL_CK0T/HPPLL	L21T_D2
A2	1	1	Vss	Vss	Vss	_	
E2	0 (TL)	7	Ю	PL2B	PL3D	_	L22C_D0
F3	0 (TL)	7	Ю	PL2A	PL3C	VREF_0_07	L22T_D0
G4	0 (TL)	7	Ю	PL3D	PL4D	D5	L23C_D0
H5	0 (TL)	7	Ю	PL3C	PL4C	D6	L23T_D0
D3	0 (TL)	_	VDDIO0	VDDIO0	VDDIO0	_	_
E1	0 (TL)	8	Ю	PL3B	PL5D	_	L24C_D0
F2	0 (TL)	8	Ю	PL3A	PL5C	VREF_0_08	L24T_D0
J5	0 (TL)	8	Ю	PL4D	PL6D	HDC	L25C_D1
G3	0 (TL)	8	Ю	PL4C	PL6C	LDC_N	L25T_D1
A18			Vss	Vss	Vss	_	_
H4	0 (TL)	8	Ю	PL4B	PL7D	_	L26C_D2
F1	0 (TL)	8	Ю	PL4A	PL7C	_	L26T_D2
G2	0 (TL)	9	Ю	PL5D	PL8D	TESTCFG	L27C_D0
H3	0 (TL)	9	Ю	PL5C	PL8C	D7	L27T_D0
E5	0 (TL)		VDDIO0	VDDIO0	VDDIO0	_	_
K5	0 (TL)	9	Ю	PL5B	PL9D	VREF_0_09	L28C_D0
J4	0 (TL)	9	Ю	PL5A	PL9C	A17/PPC_A31	L28T_D0
G1	0 (TL)	9	Ю	PL6D	PL10D	CS0_N	L29C_D3
L5	0 (TL)	9	Ю	PL6C	PL10C	CS1	L29T_D3
A33	_		Vss	Vss	Vss	_	_
H2	0 (TL)	10	Ю	PL6B	PL11D	_	L30C_D0
J3	0 (TL)	10	Ю	PL6A	PL11C	_	L30T_D0
H1	0 (TL)	10	Ю	PL7D	PL12D	INIT_N	L31C_D0
J2	0 (TL)	10	Ю	PL7C	PL12C	DOUT	L31T_D0
K3	0 (TL)	10	Ю	PL7B	PL13D	VREF_0_10	L32C_D0
L4	0 (TL)	10	Ю	PL7A	PL13C	A16/PPC_A30	L32T_D0
J1	7 (CL)	1	Ю	PL8D	PL14D	A15/PPC_A29	L1C_D0
K2	7 (CL)	1	Ю	PL8C	PL14C	A14/PPC_A28	L1T_D0
L1	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
M4	7 (CL)	1	Ю	PL8B	PL15D	_	L2C_D0
L3	7 (CL)	1	Ю	PL8A	PL15C	_	L2T_D0
K1	7 (CL)	1	Ю	PL9D	PL16D	VREF_7_01	L3C_D3

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
N5	7 (CL)	1	Ю	PL9C	PL16C	D4	L3T_D3
AM22	_		Vss	Vss	Vss	_	_
L2	7 (CL)	2	Ю	PL9B	PL17D	_	L4C_D1
N4	7 (CL)	2	Ю	PL9A	PL17C	_	L4T_D1
P5	7 (CL)	2	Ю	PL10D	PL18D	RDY/BUSY_N/RCLK	L5C_D2
M2	7 (CL)	2	Ю	PL10C	PL18C	VREF_7_02	L5T_D2
M3	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
M1	7 (CL)	2	Ю	PL10B	PL19D	A13/PPC_A27	L6C_D2
P4	7 (CL)	2	Ю	PL10A	PL19C	A12/PPC_A26	L6T_D2
N2	7 (CL)	3	Ю	PL11D	PL20D	_	L7C_D0
P3	7 (CL)	3	Ю	PL11C	PL20C	_	L7T_D0
AM32	_		Vss	Vss	Vss	_	_
R4	7 (CL)	3	Ю	PL11B	PL21D	A11/PPC_A25	L8C_D2
N1	7 (CL)	3	Ю	PL11A	PL21C	VREF_7_03	L8T_D2
P2	7 (CL)	3	Ю	PL12D	PL22D	_	L9C_A0
P1	7 (CL)	3	Ю	PL12C	PL22C	_	L9T_A0
T4	7 (CL)	3	Ю	PL12B	PL22B	_	L10C_D1
R2	7 (CL)	3	Ю	PL12A	PL22A	_	L10T_D1
U5	7 (CL)	4	Ю	PL13D	PL23D	RD_N/MPI_STRB_N	L11C_D3
R1	7 (CL)	4	Ю	PL13C	PL23C	VREF_7_04	L11T_D3
AN1	_		Vss	Vss	Vss	_	_
V5	7 (CL)	4	Ю	PL13B	PL23B	_	L12C_D1
Т3	7 (CL)	4	Ю	PL13A	PL23A	_	L12T_D1
T2	7 (CL)	4	Ю	PL14D	PL24D	PLCK0C	L13C_A0
T1	7 (CL)	4	Ю	PL14C	PL24C	PLCK0T	L13T_A0
R3	7 (CL)		VDDIO7	VDDIO7	VDDIO7	_	_
U4	7 (CL)	4	Ю	PL14B	PL24B	_	L14C_A0
U3	7 (CL)	4	Ю	PL14A	PL24A	_	L14T_A0
AN2	_		Vss	Vss	Vss	_	_
U2	7 (CL)	5	Ю	PL15D	PL25D	A10/PPC_A24	L15C_A0
V2	7 (CL)	5	Ю	PL15C	PL25C	A9/PPC_A23	L15T_A0
AN33	_	-	Vss	Vss	Vss	_	_
V3	7 (CL)	5	Ю	PL15B	PL25B	_	L16C_A0
V4	7 (CL)	5	Ю	PL15A	PL25A	_	L16T_A0
W5	7 (CL)	5	Ю	PL16D	PL26D	A8/PPC_A22	L17C_A2
W2	7 (CL)	5	Ю	PL16C	PL26C	VREF_7_05	L17T_A2
W3	7 (CL)	5	Ю	PL16B	PL27D	_	L18C_D1
Y1	7 (CL)	5	Ю	PL16A	PL27C	_	L18T_D1
Y2	7 (CL)	6	Ю	PL17D	PL28D	PLCK1C	L19C_D0
AA1	7 (CL)	6	Ю	PL17C	PL28C	PLCK1T	L19T_D0
AN34	_	_	Vss	Vss	Vss	_	_
Y5	7 (CL)	6	Ю	PL17B	PL29D	VREF_7_06	L20C_D3

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AB1	7 (CL)	6	Ю	PL17A	PL29C	A7/PPC_A21	L20T_D3
AA5	7 (CL)	6	Ю	PL18D	PL30D	A6/PPC_A20	L21C_A1
AA3	7 (CL)	6	Ю	PL18C	PL30C	A5/PPC_A19	L21T_A1
U1	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
AB2	7 (CL)	7	Ю	PL18B	PL31D	_	_
AA4	7 (CL)	7	Ю	PL19D	PL32D	WR_N/MPI_RW	L22C_D2
AC1	7 (CL)	7	Ю	PL19C	PL32C	VREF_7_07	L22T_D2
AB5	7 (CL)	7	Ю	PL19B	PL33D	_	L23C_D2
AC2	7 (CL)	7	Ю	PL19A	PL33C	_	L23T_D2
AB4	7 (CL)	8	Ю	PL20D	PL34D	A4/PPC_A18	L23C_D0
AC5	7 (CL)	8	Ю	PL20C	PL34C	VREF_7_08	L23T_D0
W1	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
AD2	7 (CL)	8	Ю	PL20B	PL35D	A3/PPC_A17	L23C_D0
AE1	7 (CL)	8	Ю	PL20A	PL35C	A2/PPC_A16	L23T_D0
AD3	7 (CL)	8	Ю	PL21D	PL36D	A1/PPC_A15	L24C_D0
AE2	7 (CL)	8	Ю	PL21C	PL36C	A0/PPC_A14	L24T_D0
AF1	7 (CL)	8	Ю	PL21B	PL37D	DP0	L25C_D2
AD4	7 (CL)	8	Ю	PL21A	PL37C	DP1	L25T_D2
AE3	6 (BL)	1	Ю	PL22D	PL38D	D8	L1C_D0
AF2	6 (BL)	1	Ю	PL22C	PL38C	VREF_6_01	L1T_D0
AB13	_	_	Vss	Vss	Vss	_	_
AE4	6 (BL)	1	Ю	PL22B	PL39D	D9	L2C_D0
AF3	6 (BL)	1	Ю	PL22A	PL39C	D10	L2T_D0
AE5	6 (BL)	2	Ю	PL23D	PL40D	_	L3C_D1
AG2	6 (BL)	2	Ю	PL23C	PL40C	VREF_6_02	L3T_D1
AK5	6 (BL)	_	VDDIO6	VDDIO6	VDDIO6	_	_
AH1	6 (BL)	2	Ю	PL23B	PL41D	_	L4C_D3
AF5	6 (BL)	2	Ю	PL23A	PL41C	_	L4T_D3
AF4	6 (BL)	3	Ю	PL24D	PL42D	D11	L5C_D0
AG3	6 (BL)	3	Ю	PL24C	PL42C	D12	L5T_D0
AB14	_	_	Vss	Vss	Vss	_	_
AH2	6 (BL)	3	Ю	PL24B	PL43D	_	L6C_D0
AJ1	6 (BL)	3	Ю	PL24A	PL43C		L6T_D0
AG4	6 (BL)	3	Ю	PL25D	PL44D	VREF_6_03	L7C_A0
AG5	6 (BL)	3	Ю	PL25C	PL44C	D13	L7T_A0
AL3	6 (BL)	_	VDDIO6	VDDIO6	VDDIO6	_	_
AH3	6 (BL)	4	Ю	PL25B	PL44B	_	_
AK1	6 (BL)	4	Ю	PL25A	PL45A	<u> </u>	_
AJ2	6 (BL)	4	Ю	PL26D	PL45D		L8C_D2
AH5	6 (BL)	4	Ю	PL26C	PL45C	VREF_6_04	L8T_D2
AB15			Vss	Vss	Vss		_
AH4	6 (BL)	4	Ю	PL26B	PL46D		

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AJ3	6 (BL)	4	Ю	PL26A	PL46A	_	_
AK2	6 (BL)	4	Ю	PL27D	PL47D	PLL_CK7C/HPPLL	L9C_D0
AL1	6 (BL)	4	Ю	PL27C	PL47C	PLL_CK7T/HPPLL	L9T_D0
AB20	_	_	Vss	Vss	Vss	_	_
AJ5	6 (BL)	4	Ю	PL27B	PL47B	_	L10C_A0
AJ4	6 (BL)	4	Ю	PL27A	PL47A	_	L10T_A0
AB21	_	_	Vss	Vss	Vss	_	_
AK3	_	_	I	PTEMP	PTEMP	PTEMP	
AM1	6 (BL)	_	VDDIO6	VDDIO6	VDDIO6	_	_
AL2	_	_	Ю	LVDS_R	LVDS_R	LVDS_R	
AK4	_		VDD33	VDD33	VDD33	_	
AB22	_		Vss	Vss	Vss	_	
AK6	_		VDD33	VDD33	VDD33	_	
AL5	6 (BL)	5	Ю	PB2A	PB2A	DP2	L11T_D1
AN4	6 (BL)	5	Ю	PB2B	PB2B	_	L11C_D1
AM2	6 (BL)		VDDIO6	VDDIO6	VDDIO6	_	
AM5	6 (BL)	5	Ю	PB2C	PB2C	PLL_CK6T/PPLL	L12T_D1
AK7	6 (BL)	5	Ю	PB2D	PB2D	PLL_CK6C/PPLL	L12C_D1
AL6	6 (BL)	5	Ю	PB3A	PB3C	_	L13T_D1
AN5	6 (BL)	5	Ю	PB3B	PB3D	_	L13C_D1
AM4	6 (BL)	_	VDDIO6	VDDIO6	VDDIO6	_	_
AM6	6 (BL)	5	Ю	PB3C	PB4C	VREF_6_05	L14T_D0
AL7	6 (BL)	5	Ю	PB3D	PB4D	DP3	L14C_D0
AK8	6 (BL)	6	Ю	PB4A	PB5C	_	L15T_D3
AP5	6 (BL)	6	Ю	PB4B	PB5D	_	L15C_D3
AB32	_	—	Vss	Vss	Vss	_	
AK9	6 (BL)	6	Ю	PB4C	PB6C	VREF_6_06	L16T_D2
AN6	6 (BL)	6	Ю	PB4D	PB6D	D14	L16C_D2
AM7	6 (BL)	6	Ю	PB5A	PB7C	_	L17T_D1
AP6	6 (BL)	6	Ю	PB5B	PB7D	_	L17C_D1
AN3	6 (BL)	_	VDDIO6	VDDIO6	VDDIO6	_	
AL8	6 (BL)	7	Ю	PB5C	PB8C	D15	L18T_D1
AN7	6 (BL)	7	Ю	PB5D	PB8D	D16	L18C_D1
AM8	6 (BL)	7	Ю	PB6A	PB9C	D17	L19T_D0
AL9	6 (BL)	7	Ю	PB6B	PB9D	D18	L19C_D0
AL4	_	_	Vss	Vss	Vss	_	_
AP7	6 (BL)	7	IO	PB6C	PB10C	VREF_6_07	L20T_D0
AN8	6 (BL)	7	10	PB6D	PB10D	D19	L20C_D0
AL10	6 (BL)	8	Ю	PB7A	PB11C	D20	L21T_D2
AP8	6 (BL)	8	Ю	PB7B	PB11D	D21	L21C_D2
AL11	6 (BL)	8	Ю	PB7C	PB12C	VREF_6_08	L22T_D0
AM10	6 (BL)	8	10	PB7D	PB12D	D22	L22C_D0

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AK12	6 (BL)	9	Ю	PB8A	PB13A	_	L23T_D3
AP9	6 (BL)	9	Ю	PB8B	PB13B	_	L23C_D3
AL31	_	_	Vss	Vss	Vss	_	_
AN10	6 (BL)	9	Ю	PB8C	PB13C	D23	L24T_D1
AL12	6 (BL)	9	Ю	PB8D	PB13D	D24	L24C_D1
AM11	6 (BL)	9	Ю	PB9A	PB14A	_	L25T_D1
AP10	6 (BL)	9	Ю	PB9B	PB14B	_	L25C_D1
AP3	6 (BL)		VDDIO6	VDDIO6	VDDIO6	_	_
AK13	6 (BL)	9	Ю	PB9C	PB14C	VREF_6_09	L26T_D2
AN11	6 (BL)	9	Ю	PB9D	PB14D	D25	L26C_D2
AL13	6 (BL)	9	Ю	PB10A	PB15C	_	L27T_D0
AK14	6 (BL)	9	Ю	PB10B	PB15D	_	L27C_D0
AM3	_	_	Vss	Vss	Vss	_	_
AN12	6 (BL)	10	Ю	PB10C	PB16C	D26	L28T_D1
AL14	6 (BL)	10	Ю	PB10D	PB16D	D27	L28C_D1
AP12	6 (BL)	10	Ю	PB11A	PB17C	_	L29T_D0
AN13	6 (BL)	10	Ю	PB11B	PB17D	_	L29C_D0
AP13	6 (BL)	10	Ю	PB11C	PB18C	VREF_6_10	L30T_D3
AK15	6 (BL)	10	Ю	PB11D	PB18D	D28	L30C_D3
AL15	6 (BL)	11	Ю	PB12A	PB19C	D29	L31T_D0
AK16	6 (BL)	11	Ю	PB12B	PB19D	D30	L31C_D0
AM13	_	_	Vss	Vss	Vss	_	_
AP14	6 (BL)	11	Ю	PB12C	PB20C	VREF_6_11	L32T_D2
AL16	6 (BL)	11	Ю	PB12D	PB20D	D31	L32C_D2
AN15	5 (BC)	1	Ю	PB13C	PB21A	_	_
AP15	5 (BC)	1	Ю	PB14A	PB21C	_	L1T_D3
AK17	5 (BC)	1	Ю	PB14B	PB21D	_	L1C_D3
Y15	_	_	Vss	Vss	Vss	_	_
AM16	5 (BC)	1	Ю	PB14C	PB22A	_	_
AN16	5 (BC)	1	Ю	PB15A	PB22C	VREF_5_01	L2T_D1
AL17	5 (BC)	1	Ю	PB15B	PB22D	_	L2C_D1
AM12	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
AP16	5 (BC)	2	Ю	PB15C	PB23A	_	L3T_D1
AM17	5 (BC)	2	Ю	PB15D	PB23B	_	L3C_D1
AN17	5 (BC)	2	Ю	PB16A	PB23C	PBCK0T	L4T_D1
AL18	5 (BC)	2	Ю	PB16B	PB23D	PBCK0C	L4C_D1
AN18	5 (BC)	2	Ю	PB16C	PB24A	_	L5T_A0
AM18	5 (BC)	2	Ю	PB16D	PB24B	_	L5C_A0
AN19	5 (BC)	2	Ю	PB17A	PB24C	VREF_5_02	L6T_D2
AK18	5 (BC)	2	Ю	PB17B	PB24D	_	L6C_D2
Y20	_	_	Vss	Vss	Vss	_	_
AM19	5 (BC)	2	Ю	PB17C	PB25C	_	L7T_A0

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AL19	5 (BC)	2	Ю	PB17D	PB25D	_	L7C_A0
AP20	5 (BC)	3	Ю	PB18A	PB26C	_	L8T_D3
AK19	5 (BC)	3	Ю	PB18B	PB26D	VREF_5_03	L8C_D3
AM15	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
AN20	5 (BC)	3	Ю	PB18C	PB27A	_	
Y21	_	_	Vss	Vss	Vss	_	_
AP21	5 (BC)	3	Ю	PB19A	PB27C	_	L9T_D2
AL20	5 (BC)	3	Ю	PB19B	PB27D	_	L9C_D2
Y22	_	_	Vss	Vss	Vss	_	_
AK20	5 (BC)	3	Ю	PB19C	PB28A	_	_
AN21	5 (BC)	3	Ю	PB20A	PB28C	PBCK1T	L10T_A0
AM21	5 (BC)	3	Ю	PB20B	PB28D	PBCK1C	L10C_A0
AM20	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
AK21	5 (BC)	3	Ю	PB20C	PB29A	_	_
AP22	5 (BC)	4	Ю	PB21A	PB29C	_	L11T_D2
AL21	5 (BC)	4	Ю	PB21B	PB29D	_	L11C_D2
AA15	_	_	Vss	Vss	Vss	_	_
AN22	5 (BC)	4	Ю	PB21C	PB30A	_	
AP23	5 (BC)	4	Ю	PB22A	PB30C	_	L12T_A0
AN23	5 (BC)	4	Ю	PB22B	PB30D	VREF_5_04	L12C_A0
AA13	_	_	Vss	Vss	Vss	_	_
AK22	5 (BC)	4	Ю	PB22C	PB31C	_	L13T_A0
AL22	5 (BC)	4	Ю	PB22D	PB31D	_	L13C_A0
AN24	5 (BC)	5	Ю	PB23C	PB32C	_	L14T_D2
AK23	5 (BC)	5	Ю	PB23D	PB32D	VREF_5_05	L14C_D2
AA14	_	_	Vss	Vss	Vss	_	
AL23	5 (BC)	5	Ю	PB24C	PB33C	_	L15T_D0
AM24	5 (BC)	5	Ю	PB24D	PB33D	_	L15C_D0
AP25	5 (BC)	5	Ю	PB25A	PB34C	_	L16T_A0
AN25	5 (BC)	5	Ю	PB25B	PB34D	_	L16T_A0
AP26	5 (BC)	6	Ю	PB25C	PB35A	_	
AK25	5 (BC)	6	Ю	PB26A	PB35C	_	L17T_A0
AN26	5 (BC)	6	Ю	PB26B	PB35D	VREF_5_06	L17C_A0
AP27	5 (BC)	6	Ю	PB26C	PB36A	_	_
AM25	5 (BC)	6	Ю	PB27A	PB36C	_	L18T_D3
AK26	5 (BC)	6	Ю	PB27B	PB36D	_	L18C_D3
N32	_	_	Vss	Vss	Vss		
AL24			0	TXD_C0_N	TXD_C0_N		L1N_A0
AK24	_	_	0	TXD_C0_P	TXD_C0_P	_	L1P_A0
A32	_	_	VDD33	VDD33	VDD33	_	_
AN27	_	_	0	TXD_C1_N	TXD_C1_N	_	L2N_D0
AP28			0	TXD_C1_P	TXD_C1_P	_	L2P_D0

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
P13	_	_	Vss	Vss	Vss	_	_
AL25	_	_	0	TXD_C2_N	TXD_C2_N	_	L3N_A0
AL26		_	0	TXD_C2_P	TXD_C2_P	_	L3P_A0
B32	_	_	VDD33	VDD33	VDD33	_	_
AM26	_	_	0	TXD_C3_N	TXD_C3_N	_	L4N_A0
AM27	_	_	0	TXD_C3_P	TXD_C3_P	_	L4P_A0
P14	_	_	Vss	Vss	Vss	_	_
AN28	_	_	0	TXSOC_C_N	TXSOC_C_N	_	L5N_D0
AP29	_	_	0	TXSOC_C_P	TXSOC_C_P	_	L5P_D0
C31	_	_	VDD33	VDD33	VDD33	_	_
AL27	_	_	0	TXCLK_C_N	TXCLK_C_N	_	L6N_A0
AK27	_	_	0	TXCLK_C_P	TXCLK_C_P	_	L6P_A0
P15	_	_	Vss	Vss	Vss		_
AL28	_	_	0	TXD_C4_N	TXD_C4_N	_	L7N_A0
AK28	_	_	0	TXD_C4_P	TXD_C4_P	_	L7P_A0
C33	_	_	VDD33	VDD33	VDD33	_	_
AM28	_	_	0	TXD_C5_N	TXD_C5_N	_	L8N_D0
AN29	_	_	0	TXD_C5_P	TXD_C5_P	_	L8P_D0
P20	_	_	Vss	Vss	Vss		_
AL29	_	_	0	TXD_C6_N	TXD_C6_N	_	L9N_A0
AK29	_	_	0	TXD_C6_P	TXD_C6_P	_	L9P_A0
C34	_	_	VDD33	VDD33	VDD33		_
AP30	_	_	0	TXD_C7_N	TXD_C7_N	_	L10N_D0
AN30	_	_	0	TXD_C7_P	TXD_C7_P	_	L10P_D0
P21	_	_	Vss	Vss	Vss	_	_
AM29	_	_		DAUTREC	DAUTREC	_	_
AP31	_	_		TSTCLK	TSTCLK	_	_
D32	_	_	VDD33	VDD33	VDD33	_	_
AM30	_	_	I	TESTRST	TESTRST	_	_
AN31	_	_	I	TSTSHFTLD	TSTSHFTLD	_	_
P22	_	_	Vss	Vss	Vss		_
R13	_	_	Vss	Vss	Vss	_	_
R14	_	_	Vss	Vss	Vss	_	_
E30	_	_	VDD33	VDD33	VDD33	_	_
AL30	_	_		RESETTX	RESETTX	_	_
E31	_	_	VDD33	VDD33	VDD33	_	_
AH30	_	_	I	ETOGGLE	ETOGGLE	_	_
AJ30	_	_	l	ECSEL	ECSEL	_	_
R15	_	_	Vss	Vss	Vss	_	_
AL33	_	_	I	EXDNUP	EXDNUP	_	_
AH31	_	_	I	MRESET	MRESET	_	_
L34	_	_	VDD33	VDD33	VDD33	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AK32	_	_	I	RXD_C0_N	RXD_C0_N	_	L11N_D0
AJ31	_	_	I	RXD_C0_P	RXD_C0_P	_	L11P_D0
R20	_	_	Vss	Vss	Vss	_	_
AL34	_	_	I	RXD_C1_N	RXD_C1_N	_	L12N_D0
AK33	_		I	RXD_C1_P	RXD_C1_P	_	L12P_D0
AJ32	_	_	I	LVCTAP_C_0	LVCTAP_C_0	_	_
M32	_	_	VDD33	VDD33	VDD33	_	_
AF30	_	_	I	RXD_C2_N	RXD_C2_N	_	L13N_A0
AG30	_	_	I	RXD_C2_P	RXD_C2_P	_	L13P_A0
R21	_	_	Vss	Vss	Vss	_	_
AG31	_	_	I	RXD_C3_N	RXD_C3_N	_	L14N_A0
AF31	_	_	I	RXD_C3_P	RXD_C3_P	_	L14P_A0
AK34	_	_	I	LVCTAP_C_1	LVCTAP_C_1	_	_
R32	_	_	VDD33	VDD33	VDD33	_	_
AJ33	_	_	I	RXSOC_C_N	RXSOC_C_N	_	L15N_A0
AH32	_	_	I	RXSOC_C_P	RXSOC_C_P	_	L15P_A0
R22	_		Vss	Vss	Vss	_	_
AJ34	_	_	I	RXCLK_C_N	RXCLK_C_N	_	L16N_D0
AH33	_		I	RXCLK_C_P	RXCLK_C_P	_	L16P_D0
AD30	_		I	LVCTAP_C_2	LVCTAP_C_2	_	_
U34	_		VDD33	VDD33	VDD33	_	_
AG32	_		I	RXD_C4_N	RXD_C4_N	_	L17N_A0
AG33	_	_	I	RXD_C4_P	RXD_C4_P	_	L17P_A0
T16	_	_	Vss	Vss	Vss	_	_
AH34	_	_	I	LVCTAP_C_3	LVCTAP_C_3	_	_
AE30	_	_	I	RXD_C5_N	RXD_C5_N	_	L18N_A0
AE31	_	_	I	RXD_C5_P	RXD_C5_P	_	L18P_A0
W34	_		VDD33	VDD33	VDD33	_	_
AF32			I	RXD_C6_N	RXD_C6_N	_	L19N_A0
AF33			I	RXD_C6_P	RXD_C6_P	_	L19P_A0
T17			Vss	Vss	Vss	_	_
AC30			I	LVCTAP_C_4	LVCTAP_C_4	_	_
AG34			I	RXD_C7_N	RXD_C7_N	_	L20N_A0
AF34	_		I	RXD_C7_P	RXD_C7_P	_	L20P_A0
Y32			VDD33	VDD33	VDD33	_	_
AB30			VDDA_STM	VDDA_STM	VDDA_STM	_	_
AD31	_		VssA_STM	VssA_STM	VssA_STM	_	
T18			Vss	Vss	Vss		_
AE32	_		I	SYS_CLK_N	SYS_CLK_N	_	L21N_D0
AE33	_		I	SYS_CLK_P	SYS_CLK_P	_	L21P_D0
AC32	_	_	VDD33	VDD33	VDD33		
AE34	_		Ī	LVCTAP_SK	LVCTAP_SK		_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
T19	_	_	Vss	Vss	Vss	_	_
AC31	_	_	I	RXD_B0_N	RXD_B0_N	_	L22N_A0
AB31		_	I	RXD_B0_P	RXD_B0_P	_	L22P_A0
T34	_	_	Vss	Vss	Vss	_	_
AD32	_	_	I	RXD_B1_N	RXD_B1_N	_	L23N_A0
AD33		_	I	RXD_B1_P	RXD_B1_P	_	L23P_A0
AA30		_	I	LVCTAP_B_0	LVCTAP_B_0	_	_
AD34		_	VDD33	VDD33	VDD33	_	_
AC33		_	I	RXD_B2_N	RXD_B2_N	_	L24N_A0
AC34		_	I	RXD_B2_P	RXD_B2_P	_	L24P_A0
U16		_	Vss	Vss	Vss	_	_
AB33		_	I	RXD_B3_N	RXD_B3_N	_	L25N_A0
AB34		_	I	RXD_B3_P	RXD_B3_P	_	L25P_A0
Y30	_	_	I	LVCTAP_B_1	LVCTAP_B_1	_	_
AK30		_	VDD33	VDD33	VDD33	_	_
AA31	_	_	I	RXSOC_B_N	RXSOC_B_N	_	L26N_A0
AA32	_	_	I	RXSOC_B_P	RXSOC_B_P	_	L26P_A0
U17	_	_	Vss	Vss	Vss	_	_
W30	_	_	I	RXCLK_B_N	RXCLK_B_N	_	L27N_D0
Y31	_	_	I	RXCLK_B_P	RXCLK_B_P	_	L27P_D0
AA33	_	_	I	LVCTAP_B_2	LVCTAP_B_2	_	_
AK31	_	_	VDD33	VDD33	VDD33	_	_
AA34	_	_	I	RXD_B4_N	RXD_B4_N	_	L28N_A0
Y34		_	I	RXD_B4_P	RXD_B4_P	_	L28P_A0
U18		_	Vss	Vss	Vss	_	_
Y33	_	_	I	LVCTAP_B_3	LVCTAP_B_3	_	_
W31		_	I	RXD_B5_N	RXD_B5_N	_	L29N_A0
W32		_	I	RXD_B5_P	RXD_B5_P	_	L29P_A0
AL32		_	VDD33	VDD33	VDD33	_	_
V30		_	I	RXD_B6_N	RXD_B6_N	_	L30N_A0
V31		_	I	RXD_B6_P	RXD_B6_P	_	L30P_A0
U19		_	Vss	Vss	Vss	_	_
W33		_	I	LVCTAP_B_4	LVCTAP_B_4	_	_
V32		_	I	RXD_B7_N	RXD_B7_N	_	L31N_A0
V33	_	_	I	RXD_B7_P	RXD_B7_P	_	L31P_A0
V1	_		Vss	Vss	Vss		
U33	_	_		RESLO	RESLO	_	_
U32		_		RESHI	RESHI		_
U31		_		REF14	REF14		_
T33	_	_		REF10	REF10	_	_
AM31	_	_	VDD33	VDD33	VDD33		_
V16	_	_	Vss	Vss	Vss	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
T32	_		0	TXD_B0_N	TXD_B0_N		L32N_D1
R34	_		0	TXD_B0_P	TXD_B0_P	_	L32P_D1
AM33	_		VDD33	VDD33	VDD33	_	_
U30	_		0	TXD_B1_N	TXD_B1_N		L33N_D0
T31	_		0	TXD_B1_P	TXD_B1_P	_	L33P_D0
V17	_		Vss	Vss	Vss	_	_
R33	_		0	TXD_B2_N	TXD_B2_N		L34N_D0
P34	_		0	TXD_B2_P	TXD_B2_P	_	L34P_D0
AM34	_		VDD33	VDD33	VDD33	_	
P33	_		0	TXD_B3_N	TXD_B3_N		L35N_D0
N34	_		0	TXD_B3_P	TXD_B3_P	_	L35P_D0
V18	_		Vss	Vss	Vss	_	
T30	_		0	TXSOC_B_N	TXSOC_B_N		L36N_D0
R31	_		0	TXSOC_B_P	TXSOC_B_P	_	L36P_D0
AN32	_		VDD33	VDD33	VDD33	_	_
P32	_		0	TXCLK_B_N	TXCLK_B_N	_	L37N_D1
R30	_		0	TXCLK_B_P	TXCLK_B_P	_	L37P_D1
V19	_		Vss	Vss	Vss	_	
N33	_		0	TXD_B4_N	TXD_B4_N		L38N_D0
M34	_		0	TXD_B4_P	TXD_B4_P		L38P_D0
AP32	_		VDD33	VDD33	VDD33	_	
P31	_		0	TXD_B5_N	TXD_B5_N		L39N_D1
M33	_		0	TXD_B5_P	TXD_B5_P		L39P_D1
V34	_		Vss	Vss	Vss	_	
N31	_		0	TXD_B6_N	TXD_B6_N	_	L40N_D0
P30	_		0	TXD_B6_P	TXD_B6_P	_	L40P_D0
L33	_		0	TXD_B7_N	TXD_B7_N	_	L41N_D0
K34	_		0	TXD_B7_P	TXD_B7_P		L41P_D0
W16	_	_	Vss	Vss	Vss	_	
M31	_	_	I	GCLK_N	GCLK_N	_	L42N_D0
L32			I	GCLK_P	GCLK_P	_	L42P_D0
K33	_	_	I	LVCTAP_GK	LVCTAP_GK	_	
W17	_		Vss	Vss	Vss	_	
N30		_	VDDA_SHIM	VDDA_SHIM	VDDA_SHIM	_	
L30	_	_	VssA_SHIM	VssA_SHIM	VssA_SHIM	_	
W18	_	_	Vss	Vss	Vss	_	
M30	_	_	I	RXD_A0_N	RXD_A0_N	_	L43N_D0
L31	_	_	I	RXD_A0_P	RXD_A0_P	_	L43P_D0
W19	_	_	Vss	Vss	Vss	_	_
J34	_	_	I	RXD_A1_N	RXD_A1_N	_	L44N_D1
K32	_	_	I	RXD_A1_P	RXD_A1_P	_	L44P_D1
J33			l	LVCTAP_A_0	LVCTAP_A_0	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
H34	_	_	I	RXD_A2_N	RXD_A2_N	_	L45N_D1
J32		_	I	RXD_A2_P	RXD_A2_P	_	L45P_D1
Y13		_	Vss	Vss	Vss	_	_
K31		_	-	RXD_A3_N	RXD_A3_N	_	L46N_A0
K30		_		RXD_A3_P	RXD_A3_P	_	L46P_A0
H33	_	_	I	LVCTAP_A_1	LVCTAP_A_1	_	_
J31	_	_	[RXSOC_A_N	RXSOC_A_N	_	L47N_A0
J30	_	_	I	RXSOC_A_P	RXSOC_A_P	_	L47P_A0
Y14	_	_	Vss	Vss	Vss	_	_
G34		_	I	RXCLK_A_N	RXCLK_A_N	_	L48N_D1
H32		_		RXCLK_A_P	RXCLK_A_P	_	L48P_D1
H31		_		LVCTAP_A_2	LVCTAP_A_2	_	_
G33	_	_	[RXD_A4_N	RXD_A4_N	_	L49N_D0
F34		_		RXD_A4_P	RXD_A4_P	_	L49P_D0
H30	_	_	I	LVCTAP_A_3	LVCTAP_A_3	_	_
G32		_	-	RXD_A5_N	RXD_A5_N	_	L50N_D0
F33		_	I	RXD_A5_P	RXD_A5_P	_	L50P_D0
G30		_	I	RXD_A6_N	RXD_A6_N	_	L51N_A0
G31		_	I	RXD_A6_P	RXD_A6_P	_	L51P_A0
E34		_	I	LVCTAP_A_4	LVCTAP_A_4	_	_
F32		_	I	RXD_A7_N	RXD_A7_N	_	L52N_A0
E33		_	I	RXD_A7_P	RXD_A7_P	_	L52P_A0
F31		_	0	TSTMUX0S	TSTMUX0S	_	_
E32		_	0	TSTMUX1S	TSTMUX1S	_	_
D34		_	0	TSTMUX2S	TSTMUX2S	_	_
D33		_	0	TSTMUX3S	TSTMUX3S	_	_
F30	_	_	0	TSTMUX4S	TSTMUX4S	_	_
D30	_	_	0	TSTMUX5S	TSTMUX5S	_	_
E29	_	_	0	TSTMUX6S	TSTMUX6S	_	_
C30	_	_	0	TSTMUX7S	TSTMUX7S	_	_
B31	_	_	0	TSTMUX8S	TSTMUX8S	_	_
D29	_	_	0	TSTMUX9S	TSTMUX9S	_	_
B30	_	_	[SCANEN	SCANEN	_	_
A31	_	_	I	SCAN_TSTMD	SCAN_TSTMD	_	_
B29	_	_	I	RST_N	RST_N	_	_
E28		_	0	TXD_A0_N	TXD_A0_N	_	L53N_D1
C29	_	_	0	TXD_A0_P	TXD_A0_P	_	L53P_D1
D28	_	_	0	TXD_A1_N	TXD_A1_N	_	L54N_D0
E27	_	_	0	TXD_A1_P	TXD_A1_P	_	L54P_D0
A30	_	_	0	TXD_A2_N	TXD_A2_N	_	L55N_D1
C28	_	_	0	TXD_A2_P	TXD_A2_P	_	L55P_D1
B28			0	TXD_A3_N	TXD_A3_N	_	L56N_D0

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
A29	_	_	0	TXD_A3_P	TXD_A3_P		L56P_D0
D27	_	_	0	TXSOC_A_N	TXSOC_A_N		L57N_D0
E26	_	_	0	TXSOC_A_P	TXSOC_A_P		L57P_D0
C27	_	_	0	TXCLK_A_N	TXCLK_A_N		L58N_D0
D26	_	_	0	TXCLK_A_P	TXCLK_A_P		L58P_D0
A28	_	_	0	TXD_A4_N	TXD_A4_N	_	L59N_D0
B27	_	_	0	TXD_A4_P	TXD_A4_P		L59P_D0
C26	_	_	0	TXD_A5_N	TXD_A5_N	_	L60N_D0
D25	_	_	0	TXD_A5_P	TXD_A5_P	_	L60P_D0
A27	_	_	0	TXD_A6_N	TXD_A6_N		L61N_D0
B26	_	_	0	TXD_A6_P	TXD_A6_P	_	L61P_D0
D24	_	_	0	TXD_A7_N	TXD_A7_N	_	L62N_D0
C25	_	_	0	TXD_A7_P	TXD_A7_P		L62P_D0
C22	_	_	Vss	Vss	Vss	_	_
A26	1 (TC)	1	Ю	PT26D	PT35D	_	L1C_D3
E25	1 (TC)	1	Ю	PT26C	PT35C	_	L1T_D3
A25	1 (TC)	1	Ю	PT26B	PT35B	_	L2C_A0
B25	1 (TC)	1	Ю	PT26A	PT35A	_	L2T_A0
C24	1 (TC)	1	Ю	PT25D	PT34D	VREF_1_01	L3C_D0
D23	1 (TC)	1	Ю	PT25C	PT34C		L3T_D0
C32	_	_	Vss	Vss	Vss	_	
B24	1 (TC)	1	Ю	PT25B	PT33D	_	L4C_A2
E24	1 (TC)	1	Ю	PT25A	PT33C	_	L4T_A2
D22	1 (TC)	2	Ю	PT24D	PT32D	_	L5C_D1
B23	1 (TC)	2	Ю	PT24C	PT32C	VREF_1_02	L5T_D1
E23	1 (TC)	2	Ю	PT24B	PT31D	_	L6C_A3
A23	1 (TC)	2	Ю	PT24A	PT31C	_	L6T_A3
D21	1 (TC)	2	Ю	PT23D	PT30D	_	L7C_D1
B22	1 (TC)	2	Ю	PT23C	PT30C	_	L7T_D1
D4	_		Vss	Vss	Vss	_	_
A22	1 (TC)	3	Ю	PT22D	PT29D	_	L8C_D1
C21	1 (TC)	3	Ю	PT22C	PT29C	VREF_1_03	L8T_D1
E22	1 (TC)	3	Ю	PT22A	PT29A	_	_
D20	1 (TC)	3	Ю	PT21D	PT28D	_	L9C_D1
B21	1 (TC)	3	Ю	PT21C	PT28C		L9T_D1
D31			Vss	Vss	Vss		
E21	1 (TC)	3	Ю	PT21A	PT28A		_
A21	1 (TC)	3	Ю	PT20D	PT27D	_	L10C_D0
B20	1 (TC)	3	Ю	PT20C	PT27C	_	L10T_D0
A11	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	
A20	1 (TC)	3	Ю	PT20A	PT27A	_	
E20	1 (TC)	4	Ю	PT19D	PT26D	_	L11C_D0

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
D19	1 (TC)	4	Ю	PT19C	PT26C	_	L11T_D0
C19	1 (TC)	4	Ю	PT19B	PT25D	_	L12C_A0
B19	1 (TC)	4	Ю	PT19A	PT25C	_	L12T_A0
N3	_	_	Vss	Vss	Vss	_	_
E19	1 (TC)	4	Ю	PT18D	PT24D	_	L13C_D0
D18	1 (TC)	4	Ю	PT18C	PT24C	VREF_1_04	L13T_D0
A17	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
B18	1 (TC)	4	Ю	PT18B	PT24B	_	L14C_A0
C18	1 (TC)	4	Ю	PT18A	PT24A	_	L14T_A0
B17	1 (TC)	5	Ю	PT17D	PT23D	PTCK1C	L15C_A0
C17	1 (TC)	5	Ю	PT17C	PT23C	PTCK1T	L15T_A0
N13	_	_	Vss	Vss	Vss	_	_
A16	1 (TC)	5	Ю	PT17B	PT23B	_	L16C_D2
D17	1 (TC)	5	Ю	PT17A	PT23A	_	L16T_D2
B16	1 (TC)	5	Ю	PT16D	PT22D	PTCK0C	L17C_A0
C16	1 (TC)	5	Ю	PT16C	PT22C	PTCK0T	L17T_A0
D16	1 (TC)	5	Ю	PT16A	PT22A	_	_
E18	1 (TC)	5	Ю	PT15D	PT21D	VREF_1_05	L18C_D3
A15	1 (TC)	5	Ю	PT15C	PT21C	_	L18T_D3
A19	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
B15	1 (TC)	5	Ю	PT15A	PT21A	_	_
D15	1 (TC)	6	Ю	PT14D	PT20D	_	L19C_D2
A14	1 (TC)	6	Ю	PT14C	PT20C	_	L19T_D2
N14	_	_	Vss	Vss	Vss	_	_
B14	1 (TC)	6	Ю	PT14A	PT20A	_	_
E17	1 (TC)	6	Ю	PT13D	PT19D	_	L20C_D2
C14	1 (TC)	6	Ю	PT13C	PT19C	VREF_1_06	L20T_D2
D14	1 (TC)	6	Ю	PT13A	PT19A	_	_
N15	_	_	Vss	Vss	Vss	_	_
E16	0 (TL)	1	Ю	PT11D	PT18D	MPI_RTRY_N	L1C_D3
A13	0 (TL)	1	Ю	PT11C	PT18C	MPI_ACK_N	L1T_D3
B13	0 (TL)	1	Ю	PT11B	PT17D	_	L2C_D0
A12	0 (TL)	1	Ю	PT11A	PT17C	VREF_0_01	L2T_D0
B12	0 (TL)	1	Ю	PT10D	PT16D	M0	L3C_D1
D13	0 (TL)	1	Ю	PT10C	PT16C	M1	L3T_D1
A34			Vss	Vss	Vss		_
E15	0 (TL)	2	Ю	PT10B	PT15D	MPI_CLK	L4C_D3
B11	0 (TL)	2	Ю	PT10A	PT15C	A21/MPI_BURST_N	L4T_D3
A10	0 (TL)	2	Ю	PT9D	PT14D	M2	L5C_D3
E14	0 (TL)	2	Ю	PT9C	PT14C	M3	L5T_D3
А3	0 (TL)	_	VDDIO0	VDDIO0	VDDIO0	_	_
D12	0 (TL)	2	Ю	PT9B	PT13D	VREF_0_02	L6C_D0

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
C11	0 (TL)	2	Ю	PT9A	PT13C	MPI_TEA_N	L6T_D0
B10	0 (TL)	3	Ю	PT8D	PT12D	_	L7C_D0
A9	0 (TL)	3	Ю	PT8C	PT12C	_	L7T_D0
C10	0 (TL)	3	Ю	PT8B	PT11D	VREF_0_03	L8C_D0
B9	0 (TL)	3	Ю	PT8A	PT11C	_	L8T_D0
A8	0 (TL)	3	Ю	PT7D	PT10D	D0	L9C_D2
D10	0 (TL)	3	Ю	PT7C	PT10C	TMS	L9T_D2
B1			Vss	Vss	Vss		_
C9	0 (TL)	4	Ю	PT7B	PT9D	A20/MPI_BDIP_N	L10C_D0
B8	0 (TL)	4	Ю	PT7A	PT9C	A19/MPI_TSZ1	L10T_D0
A7	0 (TL)	4	Ю	PT6D	PT8D	A18/MPI_TSZ0	L11C_D4
E12	0 (TL)	4	Ю	PT6C	PT8C	D3	L11T_D4
B3	0 (TL)	_	VDDIO0	VDDIO0	VDDIO0	_	_
D9	0 (TL)	4	Ю	PT6B	PT7D	VREF_0_04	L12C_D0
C8	0 (TL)	4	Ю	PT6A	PT7C	_	L12T_D0
E11	0 (TL)	5	Ю	PT5D	PT6D	D1	L13C_D3
B7	0 (TL)	5	Ю	PT5C	PT6C	D2	L13T_D3
B2	_	_	Vss	Vss	Vss	_	_
A6	0 (TL)	5	Ю	PT5B PT5D —		_	L14C_D2
D8	0 (TL)	5	Ю			VREF_0_05	L14T_D2
C7	0 (TL)	5	Ю	PT4D	PT4D	TDI	L15C_D1
A5	0 (TL)	5	Ю	PT4C	PT4C	TCK	L15T_D1
C1	0 (TL)	_	VDDIO0	VDDIO0	VDDIO0	_	_
E10	0 (TL)	5	Ю	PT4B	PT4B	_	L16C_D2
D7	0 (TL)	5	Ю	PT4A	PT4A	_	L16T_D2
A4	0 (TL)	6	Ю	PT3D	PT3D		L17C_D4
E9	0 (TL)	6	Ю	PT3C	PT3C	VREF_0_06	L17T_D4
B33	_	_	Vss	Vss	Vss	_	_
B6	0 (TL)	6	Ю	PT3B	PT3B	_	L18C_A0
C6	0 (TL)	6	10	PT3A	PT3A	_	L18T_A0
B5	0 (TL)	6	IO	PT2D	PT2D	PLL_CK1C/PPLL	L19C_D1
D6	0 (TL)	6	10	PT2C	PT2C	PLL_CK1T/PPLL	L19T_D1
C2	0 (TL)	_	VDDIO0	VDDIO0	VDDIO0	_	—
C5	0 (TL)	6	10	PT2B	PT2B	-	L20C_D0
B4	0 (TL)	6	10	PT2A	PT2A	— — — — — — — — — — — — — — — — — — —	L20T_D0
E8	_		0	PCFG_MPI_IRQ	PCFG_MPI_IRQ	CFG_IRQ_N/MPI_IRQ_N	_
E7			10	PCCLK	PCCLK	CCLK	_
D5			10	PDONE	PDONE	DONE	_
E6			VDD33	VDD33	VDD33	_	_
B34			Vss	Vss	Vss	_	_
A24	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
AM23	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AP1	_	_	Vss	Vss	Vss	_	_
K4	0 (TL)	10	Ю	UNUSED	PL11A	_	_
M5	0 (TL)	10	Ю	UNUSED	PL13A	_	_
R5	7 (CL)	3	Ю	UNUSED	PL20A	_	_
T5	7 (CL)	3	Ю	UNUSED	PL21A	_	_
W4	7 (CL)	5	Ю	UNUSED	PL27A	_	_
AA2	7 (CL)	6	Ю	UNUSED	PL28A	_	_
Y4	7 (CL)	6	Ю	UNUSED	PL29A	_	_
AC4	7 (CL)	8	Ю	UNUSED	PL35A	_	_
AD5	7 (CL)	8	Ю	UNUSED	PL37A	_	_
AG1	6 (BL)	1	Ю	UNUSED	PL38A	_	_
AK10	6 (BL)	7	Ю	UNUSED	PB9A	_	_
AK11	6 (BL)	7	Ю	UNUSED	PB10A	_	_
AM9	6 (BL)	8	Ю	UNUSED	PB11A	_	_
AN9	6 (BL)	8	Ю	UNUSED	PB12A	_	_
AM14	6 (BL)	11	Ю	UNUSED	PB19A	_	_
AN14	6 (BL)	11	Ю	UNUSED	PB20A	_	_
D11	0 (TL)	3	Ю	UNUSED	PT12A	_	_
E13	0 (TL)	3	Ю	UNUSED	PT11A	_	_
AP4	6 (BL)	5	Ю	UNUSED	PB3A	_	
Y3	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
AC3	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
AD1	7 (CL)	_	VDDIO7	VDDIO7	VDDIO7	_	_
AP11	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
AP17	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
AP19	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
AP24	5 (BC)	_	VDDIO5	VDDIO5	VDDIO5	_	_
C12	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
C15	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
C20	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
C23	1 (TC)	_	VDDIO1	VDDIO1	VDDIO1	_	_
W22	_	_	VDD15	VDD15	VDD15	_	_
Y16	_	_	VDD15	VDD15	VDD15	_	_
V22	_	_	VDD15	VDD15	VDD15	_	_
U22	_	_	VDD15	VDD15	VDD15	_	_
T22		_	VDD15	VDD15	VDD15	_	_
P17		_	VDD15	VDD15	VDD15	_	_
P18	_	_	VDD15	VDD15	VDD15	_	_
N16	_	_	VDD15	VDD15	VDD15	_	_
N17	_	_	VDD15	VDD15	VDD15	_	_
N18	_	_	VDD15	VDD15	VDD15	_	_
N19	_	_	VDD15	VDD15	VDD15	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
P16	_	_	VDD15	VDD15	VDD15	_	
P19	_	_	VDD15	VDD15	VDD15	_	_
R16	_	_	VDD15	VDD15	VDD15	_	_
R17	_	_	VDD15	VDD15	VDD15	_	_
R18		_	VDD15	VDD15	VDD15	_	_
R19	_	_	VDD15	VDD15	VDD15	_	_
T13	_	_	VDD15	VDD15	VDD15	_	_
T14	_	_	VDD15	VDD15	VDD15	_	_
T15	_	_	VDD15	VDD15	VDD15	_	_
T20	_	_	VDD15	VDD15	VDD15	_	_
T21	_	_	VDD15	VDD15	VDD15	_	_
U13	_	_	VDD15	VDD15	VDD15	_	_
U14	_	_	VDD15	VDD15	VDD15	_	_
U15	_	_	VDD15	VDD15	VDD15	_	_
U20	_	_	VDD15	VDD15	VDD15	_	_
U21	_	_	VDD15	VDD15	VDD15	_	
V13	_	_	VDD15	VDD15	VDD15	_	_
V14	_	_	VDD15	VDD15	VDD15	_	_
V15	_	_	VDD15	VDD15	VDD15	_	_
V20		_	VDD15	VDD15	VDD15	_	
V21	_	_	VDD15	VDD15	VDD15	_	_
W13	_	_	VDD15	VDD15	VDD15	_	_
W14	_	_	VDD15	VDD15	VDD15	_	_
W15	_	_	VDD15	VDD15	VDD15	_	_
W20		_	VDD15	VDD15	VDD15	_	_
W21	_	_	VDD15	VDD15	VDD15	_	_
Y17	_	_	VDD15	VDD15	VDD15	_	_
Y18	_	_	VDD15	VDD15	VDD15	_	_
Y19	_	_	VDD15	VDD15	VDD15	_	_
AA16		_	VDD15	VDD15	VDD15	_	_
AA17	_	_	VDD15	VDD15	VDD15	_	_
AA18	_	_	VDD15	VDD15	VDD15	_	_
AA19		_	VDD15	VDD15	VDD15	_	_
AB16	_	_	VDD15	VDD15	VDD15	_	_
AB17	_		VDD15	VDD15	VDD15	_	
AB18		_	VDD15	VDD15	VDD15		_
C3		_	Vss	Vss	Vss		
C13	_		Vss	Vss	Vss		
AP2		_	Vss	Vss	Vss		_
AP18		_	Vss	Vss	Vss		_
AP33			Vss	Vss	Vss	_	
AP34	_	_	Vss	Vss	Vss	_	_

Table 34. ORT8850L and ORT8850H 680-Pin PBGAM Pinout (continued)

BM680	VDDIO Bank	VREF Group	I/O	ORT8850L	ORT8850H	Additional Function	Pair
AA20	_	_	Vss	Vss	Vss	_	_
AA21	_	_	Vss	Vss	Vss	_	_
AA22	_	_	Vss	Vss	Vss	_	_
N21	_	_	Vss	Vss	Vss	_	_
N22	_	_	Vss	Vss	Vss	_	_
AB3	_	_	Vss	Vss	Vss	_	_
AB19	_	_	VDD15	VDD15	VDD15	_	_
N20	_		Vss	Vss	Vss	_	_

Package Thermal Characteristics Summary

There are three thermal parameters that are in common use: ΘJA , ψJC , and ΘJC . It should be noted that all the parameters are affected, to varying degrees, by package design (including paddle size) and choice of materials, the amount of copper in the test board or system board, and system airflow.

ΘJΑ

This is the thermal resistance from junction to ambient (theta-JA, R-theta, etc.).

$$\Theta \mathsf{JA} \ = \ \frac{\mathsf{TJ} - \mathsf{TA}}{\mathsf{Q}}$$

where T_J is the junction temperature, T_A, is the ambient air temperature, and Q is the chip power.

Experimentally, Θ JA is determined when a special thermal test die is assembled into the package of interest, and the part is mounted on the thermal test board. The diodes on the test chip are separately calibrated in an oven. The package/board is placed either in a JEDEC natural convection box or in the wind tunnel, the latter for forced convection measurements. A controlled amount of power (Q) is dissipated in the test chip's heater resistor, the chip's temperature (TJ) is determined by the forward drop on the diodes, and the ambient temperature (TA) is noted. Note that Θ JA is expressed in units of $^{\circ}$ C/watt.

ΨJC

This JEDEC designated parameter correlates the junction temperature to the case temperature. It is generally used to infer the junction temperature while the device is operating in the system. It is not considered a true thermal resistance, and it is defined by:

$$\Psi JC \ = \ \frac{TJ-TC}{O}$$

where TC is the case temperature at top dead center, TJ is the junction temperature, and Q is the chip power. During the Θ JA measurements described above, besides the other parameters measured, an additional temperature reading, TC, is made with a thermocouple attached at top-dead-center of the case. ψ JC is also expressed in units of $^{\circ}$ C/W.

ΘJC

This is the thermal resistance from junction to case. It is most often used when attaching a heat sink to the top of the package. It is defined by:

$$\Theta JC = \frac{TJ - TC}{Q}$$

The parameters in this equation have been defined above. However, the measurements are performed with the case of the part pressed against a water-cooled heat sink to draw most of the heat generated by the chip out the top of the package. It is this difference in the measurement process that differentiates Θ JC from Ψ JC. Θ JC is a true thermal resistance and is expressed in units of $^{\circ}$ C/W.

ΘJB

This is the thermal resistance from junction to board $(\Theta J L)$. It is defined by:

$$\Theta JB = \frac{TJ - TB}{Q}$$

where TB is the temperature of the board adjacent to a lead measured with a thermocouple. The other parameters on the right-hand side have been defined above. This is considered a true thermal resistance, and the measurement is made with a water-cooled heat sink pressed against the board to draw most of the heat out of the leads. Note that ΘJB is expressed in units of °C/W and that this parameter and the way it is measured are still in JEDEC committee.

FPSC Maximum Junction Temperature

Once the power dissipated by the FPSC has been determined (see the Estimating Power Dissipation section), the maximum junction temperature of the FPSC can be found. This is needed to determine if speed derating of the device from the 85 °C junction temperature used in all of the delay tables is needed. Using the maximum ambient temperature, TAmax, and the power dissipated by the device, Q (expressed in °C), the maximum junction temperature is approximated by:

$$TJmax = TAmax + (Q \cdot \Theta JA)$$

Table 35 lists the thermal characteristics for all packages used with the *ORCA* ORT8850 Series of FPSCs.

Package Thermal Characteristics

Table 35. ORCA ORT8850 Plastic Package Thermal Guidelines

	Θ	JA (°C/	W)	T = 70 °C Max,
Package	0 200 fpm fpm		500 fpm	T _J = 125 °C Max, 0 fpm (W)
352-Pin PBGA	19.0	16.0	15.0	2.90
680-Pin PBGAM*	13.4	11.5	10.5	4.10

^{*} The 680-Pin PBGAM package includes 2 oz copper plates.

Package Coplanarity

The coplanarity limits of the Agere packages are as follows:

PBGAM: 8.0 milsPBGA: 8.0 mils

Package Parasitics


The electrical performance of an IC package, such as signal quality and noise sensitivity, is directly affected by the package parasitics. Table 36 lists eight parasitics associated with the *ORCA* packages. These parasitics represent the contributions of all components of a package, which include the bond wires, all internal package routing, and the external leads.

Four inductances in nH are listed: LSW and LSL, the self-inductance of the lead; and LMW and LML, the mutual inductance to the nearest neighbor lead. These parameters are important in determining ground bounce noise and inductive crosstalk noise. Three capacitances in pF are listed: CM, the mutual capacitance of the lead to the nearest neighbor lead; and C1 and C2, the total capacitance of the lead to all other leads (all other leads are assumed to be grounded). These parameters are important in determining capacitive crosstalk and the capacitive loading effect of the lead. Resistance values are in $m\Omega$.

The parasitic values in Table 36 are for the circuit model of bond wire and package lead parasitics. If the mutual capacitance value is not used in the designer's model, then the value listed as mutual capacitance should be added to each of the C1 and C2 capacitors.

Table 36. ORCA ORT8850 Package Parasitics

Package Type	Lsw	Lmw	Rw	C 1	C ₂	См	LsL	LML
352-Pin PBGA	5.0	2.0	220	1.5	1.5	1.5	7.0—12.0	3.0—6.0
680-Pin PBGAM	3.8	1.3	250	1.0	1.0	0.3	2.8—5.0	0.5—1.0



5-3862(C)r2

Figure 25. Package Parasitics

Package Outline Diagrams

Terms and Definitions

Basic Size (BSC): The basic size of a dimension is the size from which the limits for that dimension are derived by the application of the allowance and the tolerance.

Design Size: The design size of a dimension is the actual size of the design, including an allowance for fit and tolerance.

Typical (TYP): When specified after a dimension, this indicates the repeated design size if a tolerance is specified or repeated basic size if a tolerance is not specified.


Reference (REF): The reference dimension is an untoleranced dimension used for informational purposes only. It is a repeated dimension or one that can be derived from other values in the drawing.

Minimum (MIN) or Maximum (MAX): Indicates the minimum or maximum allowable size of a dimension.

Package Outline Drawings

352-Pin PBGA

Dimensions are in millimeters.




5-4407(F)

Note: Although the 36 thermal enhancement balls are stated as an option, they are standard on the 352 FPGA package.

Package Outline Diagrams (continued)


680-Pin PBGAM

Dimensions are in millimeters.



5-4406(F)

Hardware Ordering Information



5-6435(F)p

Table 37. Device Type Options

Device	Parameter	Value
ORT8850L	Voltage	1.5 V core. 3.3 V/2.5 V I/O.
	Package	680-pin PBGAM.
		352-pin PBGA. (Four channels with redundancy only.)
ORT8850H	Voltage	1.5 V core. 3.3 V/2.5 V I/O.
	Package	680-pin PBGAM.

Table 38. Temperature Options

Symbol	Description	Temperature
(Blank)	Industrial	−40 °C to +85 °C

Table 39. Package Type Options

Symbol	Description	
BM	Plastic Ball Grid Array, Multilayer	
BA	Plastic Ball Grid Array	

Table 40. ORCA FPSC Package Matrix (Speed Grades)

	Package		
Device	680-Pin PBGAM	352-Pin PBGA	
	BM680	BA352	
ORT8850L	-1, -2, -3	-1, -2, -3	
ORT8850H	-1, -2, -3	_	

Software Ordering Information

Implementing a design in an ORT8850H/L requires the *ORCA* Foundry Development System and an ORT8850 FPSC Desgin Kit. For ordering information, please visit:

http://www.agere.com/netcom/ipkits/ort8850/

Motorola is a registered trademark and RapidIO is a trademark of Motorola, Inc.

EIA is a registered trademark of Electronic Industries Association.

 \emph{IEEE} is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

PAL is a trademark of Advanced Micro Devices, Inc.

PowerPC is a registered trademark of International Business Machines, Corporation.

AMBA is a trademark and ARM is a registered trademark of Advanced RISC Machines Limited.

Synopsys Smart Model is a registed trademark of Synopsys, Inc.

For additional information, contact your Agere Systems Account Manager or the following: INTERNET: http://www.agere.com or for FPGAs/FPSCs: http://www.agere.com/orca

E-MAIL: docmaster@agere.com

N. AMERICA: Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286

1-800-372-2447, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106)

ASIA: Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon Tel. (852) 3129-2000, FAX (852) 3129-2020

CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-695-7224 (Shenzhen)

JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)

EUROPE: **Tel. (44) 7000 624624**, FAX (44) 1344 488 045

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. ORCA is a registered trademark of Agere Systems Inc. Foundry is a trademark of Xilinx.

Copyright © 2001 Agere Systems Inc. All Rights Reserved

