

# 10.7 Gbps Active Back-Termination, Differential Laser Diode Driver

**ADN2525** 

#### **FEATURES**

Up to 10.7 Gbps operation

Very low power: 670 mW (IBIAS = 40 mA, IMOD = 40 mA)

Typical 24 ps rise/fall times

Full back-termination of output transmission lines

Drives TOSAs with resistances ranging from 5  $\Omega$  to 50  $\Omega$ 

PECL-/CML-compatible data inputs
Bias current range: 10 mA to 100 mA

Differential modulation current range: 10 mA to 80 mA

**Automatic laser shutdown (ALS)** 

3.3 V operation

Compact 3 mm × 3 mm LFCSP package

Voltage input control for bias and modulation currents

XFP-compliant bias current monitor Optical evaluation board available

#### **APPLICATIONS**

SONET OC-192 optical transceivers
SDH STM-64 optical transceivers
10 Gb Ethernet optical transceivers
XFP/X2/XENPAK/XPAK/MSA 300 optical modules
SR and VSR optical links


#### **GENERAL DESCRIPTION**

The ADN2525 laser diode driver is designed for direct modulation of packaged laser diodes having a differential resistance ranging from 5  $\Omega$  to 50  $\Omega$ . The active back-termination technique provides excellent matching with the output transmission lines while reducing the power dissipation in the output stage. The back-termination in the ADN2525 absorbs signal reflections from the TOSA end of the output transmission lines, enabling excellent optical eye quality to be achieved even when the TOSA end of the output transmission lines is significantly misterminated. The small package provides the optimum solution for compact modules where laser diodes are packaged in low pin-count optical subassemblies.

The modulation and bias currents are programmable via the MSET and BSET control pins. By driving these pins with control voltages, the user has the flexibility to implement various average power and extinction ratio control schemes, including closed-loop control and look-up tables. The automatic laser shutdown feature allows the user to turn on/off the bias and modulation currents by driving the ALS pin with the proper logic levels.

The product is available in a space-saving 3 mm  $\times$  3 mm LFCSP package specified from  $-40^{\circ}$ C to  $+85^{\circ}$ C.

#### **FUNCTIONAL BLOCK DIAGRAM**



# **TABLE OF CONTENTS**

Specifications	3
Thermal Specifications	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Theory of Operation	9
Input Stage	9
Bias Current	9
Automatic Laser Shutdown (ALS)	10
Modulation Current	10

Load Mis-termination 1	2
Power Consumption 1	2
Applications Information 1	3
Typical Application Circuit	3
Layout Guidelines	3
Design Example	4
Headroom Calculations 1	4
BSET and MSET Pin Voltage Calculation 1	4
Outline Dimensions 1	.5
Ordering Guide	5

### **REVISION HISTORY**

3/05—Revision 0: Initial Version

# **SPECIFICATIONS**

 $VCC = VCC_{MIN}$  to  $VCC_{MAX}$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , 50  $\Omega$  differential load resistance, unless otherwise noted. Typical values are specified at 25°C, IMOD = 40 mA.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
BIAS CURRENT (IBIAS)					
Bias Current Range	10		100	mA	
Bias Current while ALS Asserted			100	μΑ	ALS = high
Compliance Voltage <sup>1</sup>	0.6		VCC – 1.2	V	IBIAS = 100 mA
•	0.6		VCC - 0.8	٧	IBIAS = 10 mA
MODULATION CURRENT (IMODP, IMODN)					
Modulation Current Range	10		80	mA diff	$R_{LOAD} = 5 \Omega$ to $50 \Omega$ differential
Modulation Current while ALS Asserted			0.5	mA diff	ALS = high
Rise Time (20% to 80%) <sup>2, 3</sup>		24	32.5	ps	
Fall Time (20% to 80%)		24	32.5	ps	
Random Jitter		0.4	0.9	ps rms	
Deterministic Jitter <sup>3, 4</sup>		7.2	12	ps p-p	
Differential  S <sub>22</sub>		-10		dB	5 GHz < F < 10 GHz, $Z_0$ = 50 Ω differential
		-14		dB	$F < 5$ GHz, $Z_0 = 50 \Omega$ differential
Compliance Voltage	VCC - 1.1		VCC + 1.1	V	
DATA INPUTS (DATAP, DATAN)					
Input Data Rate			10.7	Gbps	NRZ
Differential Input Swing	0.4		1.6	V p-p diff	Differential ac-coupled
Differential  S <sub>11</sub>	J	-16.8		dB	$F < 10 \text{ GHz}, Z_0 = 100 \Omega \text{ differential}$
Input Termination Resistance	85	100	115	Ω	Differential
BIAS CONTROL INPUT (BSET)					
BSET Voltage to IBIAS Gain	75	100	120	mA/V	
BSET Input Resistance	800	1000	1200	Ω	
MODULATION CONTROL INPUT (MSET)	000	1000	1200	32	
MSET Voltage to IMOD Gain	70	88	110	mA/V	See Figure 29
MSET Input Resistance	800	1000	1200	Ω	See rigule 29
BIAS MONITOR (IBMON)	800	1000	1200	12	
IBMON to IBIAS Ratio		10		μA/mA	
	-5.0	10	. F. O	μΑ/ΠΑ %	10 A < IDIAC + 20 A D 11-0
Accuracy of IBIAS to IBMON Ratio			+5.0		10 mA $\leq$ IBIAS $<$ 20 mA, R <sub>IBMON</sub> = 1 kΩ
	-4.0		+4.0	%	20 mA $\leq$ IBIAS $<$ 40 mA, R <sub>IBMON</sub> = 1 kΩ
	-2.5		+2.5	%	$40 \text{ mA} \le \text{IBIAS} < 70 \text{ mA}, R_{\text{IBMON}} = 1 \text{ k}\Omega$
	-2		+2	%	$70 \text{ mA} \le \text{IBIAS} < 100 \text{ mA}, R_{\text{IBMON}} = 1 \text{ k}\Omega$
AUTOMATIC LASER SHUTDOWN (ALS)					
$V_{IH}$	2.4			V	
$V_{IL}$			8.0	V	
I <sub>IL</sub>	-20		+20	μΑ	
Ін	0		200	μΑ	
ALS Assert Time			10	μs	Rising edge of ALS to fall of IBIAS and IMOD below 10% of nominal; see Figure 2
ALS Negate Time			10	μs	Falling edge of ALS to rise of IBIAS and IMOD above 90% of nominal; see Figure 2
POWER SUPPLY					
Vcc	3.07	3.3	3.53	٧	
lcc <sup>5</sup>		39	45	mA	$V_{BSET} = V_{MSET} = 0 \text{ V}$
I <sub>SUPPLY</sub> <sup>6</sup>		157	176	mA	$V_{BSET} = V_{MSET} = 0 \text{ V. } I_{SUPPLY} = I_{CC} + IMODP + IMODN$

<sup>&</sup>lt;sup>1</sup> Refers to the voltage between the pin for which the compliance voltage is specified and GND.

<sup>&</sup>lt;sup>2</sup>The pattern used is composed by a repetitive sequence of eight 1s followed by eight 0s at 10.7 Gbps.

 $<sup>^{\</sup>rm 3}$  Measured using the high speed characterization circuit shown in Figure 3.

 $<sup>^4\,\</sup>text{The}$  pattern used is K28.5 (00111110101100000101) at 10.7 Gbps rate.

<sup>&</sup>lt;sup>5</sup> Only includes current in the ADN2525 VCC pins. <sup>6</sup> Includes current in ADN2525 VCC pins and dc current in IMODP and IMODN pull-up inductors. See the Power Consumption section for total supply current calculation.

## THERMAL SPECIFICATIONS

Table 2.

Parameter	Min	Тур	Max	Unit	Conditions/Comments
$\theta_{ extsf{J-PAD}}$	2.6	5.8	10.7	°C/W	Thermal resistance from junction to bottom of exposed pad.
$ heta_{ extsf{J-TOP}}$	65	72.2	79.4	°C/W	Thermal resistance from junction to top of package.
IC Junction Temperature			125	°C	




Figure 2. ALS Timing Diagram




Figure 3. High Speed Characterization Circuit

# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Min	Max	Unit
Supply Voltage, VCC to GND	-0.3	+4.2	V
IMODP, IMODN to GND	VCC – 1.5	4.75	V
DATAP, DATAN to GND	VCC – 1.8	VCC - 0.4	V
All Other Pins	-0.3	VCC + 0.3	V
Junction Temperature		150	°C
Storage Temperature	-65	+150	°C
Soldering Temperature (Less than 10 sec)		240	°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Note: The exposed pad on the bottom of the package must be connected to the VCC or GND plane.

**Table 3. Pin Function Descriptions** 

Pin No.	Mnemonic	I/O	Description
1	MSET	Input	Modulation Current Control Input
2	NC	N/A	No Connect—Leave Floating
3	ALS	Input	Automatic Laser Shutdown
4	GND	Power	Negative Power Supply
5	VCC	Power	Positive Power Supply
6	IMODN	Output	Modulation Current Negative Output
7	IMODP	Output	Modulation Current Positive Output
8	VCC	Power	Positive Power Supply
9	GND	Power	Negative Power Supply
10	IBIAS	Output	Bias Current Output
11	IBMON	Output	Bias Current Monitoring Output
12	BSET	Input	Bias Current Control Input
13	VCC	Power	Positive Power Supply
14	DATAP	Input	Data Signal Positive Input
15	DATAN	Input	Data Signal Negative Input
16	VCC	Power	Positive Power Supply
<b>Exposed Pad</b>	Pad	Power	Connect to GND or VCC

# TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, VCC = 3.3 V, unless otherwise noted.




Figure 5. Rise Time vs. IMOD




Figure 6. Fall Time vs. IMOD




Figure 7. Random Jitter vs. IMOD




Figure 8. Deterministic Jitter vs. IMOD




Figure 9. Total Supply Current vs. IMOD




Figure 10. Differential |S11|




Figure 11. Differential |S<sub>22</sub>|




Figure 12. Worst-Case Rise Time Distribution (VCC = 3.07 V, IBIAS = 100 mA, IMOD = 80 mA,  $T_A$  =  $85^{\circ}$ C)




Figure 13. Worst-Case Fall Time Distribution (VCC = 3.07 V, IBIAS = 100 mA, IMOD = 80 mA,  $T_A$  = 85°C)




Figure 14. Electrical Eye Diagram (10.7 Gbps, PRBS31, IMOD = 80 mA)




Figure 15. Filtered SONET OC192 Optical Eye Diagram (for reference) (PRBS31 Pattern, Pav = -2 dBm, ER = 7 dB, 17% Mask Margin, NEC NX8341UJ TOSA)




Figure 16. Filtered 10G Ethernet Optical Eye (PRBS31 Pattern, Pav = -2 dBm, ER = 5 dB, 41% Mask Margin, NEC NX8341UJ TOSA)

## THEORY OF OPERATION

As shown in Figure 1, the ADN2525 consists of an input stage and two voltage controlled current sources for bias and modulation. The bias current is available at the IBIAS pin. It is controlled by the voltage at the BSET pin, and can be monitored at the IBMON pin. The differential modulation current is available at the IMODP and IMODN pins. It is controlled by the voltage at the MSET pin. The output stage implements the active backmatch circuitry for proper transmission line matching and power consumption reduction. The ADN2525 can drive a load having differential resistance ranging from 5  $\Omega$  to 50  $\Omega$ . The excellent back-termination in the ADN2525 absorbs signal reflections from the TOSA end of the output transmission lines, enabling excellent optical eye quality to be achieved even when the TOSA end of the output transmission lines is significantly mis-terminated.

#### **INPUT STAGE**

The input stage of the ADN2525 converts the data signal applied to the DATAP and DATAN pins to a level that ensures proper operation of the high speed switch. The equivalent circuit of the input stage is shown in Figure 17.




Figure 17. Equivalent Circuit of the Input Stage

The DATAP and DATAN pins are terminated internally with a 100  $\Omega$  differential termination resistor. This minimizes signal reflections at the input, which could otherwise lead to degradation in the output eye diagram. It is not recommended to drive the ADN2525 with single-ended data signal sources.

The ADN2525 input stage must be ac-coupled to the signal source to eliminate the need for matching between the common-mode voltages of the data signal source and the input stage of the driver (see Figure 18). The ac-coupling capacitors should have an impedance less than 50  $\Omega$  over the required frequency range. Generally this is achieved using 10 nF to 100 nF capacitors.




Figure 18. AC-Coupling the Data Source to the ADN2525 Data Inputs

#### **BIAS CURRENT**

The bias current is generated internally using a voltage-to-current converter consisting of an internal operational amplifier and a transistor as shown in Figure 19.




Figure 19. Voltage-to-Current Converter Used to Generate IBIAS

The voltage-to-current conversion factor is set at 100 mA/V by the internal resistors, and the bias current is monitored using a current mirror with a gain equal to 1/100. By connecting a 1 k $\Omega$  resistor between IBMON and GND, the bias current can be monitored as a voltage across the resistor. A low temperature coefficient precision resistor must be used for the IBMON resistor (R<sub>IBMON</sub>). Any error in the value of R<sub>IBMON</sub> due to tolerances, or drift in its value over temperature, contributes to the overall error budget for the IBIAS monitor voltage. If the IBMON voltage is being connected to an ADC for A/D conversion, R<sub>IBMON</sub> should be placed close to the ADC to minimize errors due to voltage drops on the ground plane.

The equivalent circuits of the BSET, IBIAS, and IBMON pins are shown in Figure 20, Figure 21, and Figure 22.




Figure 20. Equivalent Circuit of the BSET Pin




Figure 21. Equivalent Circuit of the IBIAS Pin




Figure 22. Equivalent Circuit of the IBMON Pin

The recommended configuration for BSET, IBIAS, and IBMON is shown in Figure 23.




Figure 23. Recommended Configuration for BSET, IBIAS, and IBMON Pins

The circuit used to drive the BSET voltage must be able to drive the 1  $k\Omega$  input resistance of the BSET pin. For proper operation of the bias current source, the voltage at the IBIAS pin must be between the compliance voltage specifications for this pin over supply, temperature, and bias current range. See the Specifications table. The maximum compliance voltage is specified for only

two bias current levels (10 mA and 100 mA), but it can be calculated for any bias current by using the following equation:

$$V_{COMPLIANCE\_MAX}(V) = VCC(V) - 0.75 - 4.4 \times IBIAS(A)$$

See the Applications Information section for example headroom calculations.

The function of the inductor L is to isolate the capacitance of the IBIAS output from the high frequency signal path. For recommended components, see Table 5.

#### **AUTOMATIC LASER SHUTDOWN (ALS)**

The ALS pin is a digital input that enables/disables both the bias and modulation currents, depending on the logic state applied, as shown in Table 4.

Table 4.

ALS Logic State	IBIAS and IMOD
High	Disabled
Low	Enabled
Floating	Enabled

The ALS pin is compatible with 3.3 V CMOS and TTL logic levels. Its equivalent circuit is shown in Figure 24.




Figure 24. Equivalent Circuit of the ALS Pin

#### **MODULATION CURRENT**

The modulation current can be controlled by applying a dc voltage to the MSET pin. This voltage is converted into a dc current by using a voltage-to-current converter using an operational amplifier and a bipolar transistor as shown in Figure 25.




Figure 25. Generation of Modulation Current on the ADN2525

This dc current is switched by the data signal applied to the input stage (DATAP and DATAN pins) and gained up by the output stage to generate the differential modulation current at the IMODP and IMODN pins.

The output stage also generates the active back-termination, which provides proper transmission line termination. Active back-termination uses feedback around an active circuit to synthesize a broadband termination resistance. This provides excellent transmission line termination, while dissipating less power than a traditional resistor passive back-termination. The equivalent circuits for MSET, IMODP, and IMODN are shown in Figure 26 and Figure 27.




Figure 26. Equivalent Circuit of the MSET Pin




Figure 27. Equivalent Circuit of the IMODP and IMODN Pins

The recommended configuration of the MSET, IMODP, and IMODN pins is shown in Figure 28. See Table 5 for recommended components.




Figure 28. Recommended Configuration for the MSET, IMODP, and IMODN Pins

The ratio between the voltage applied to the MSET pin and the differential modulation current available at the IMODP and IMODN pins is a function of the load resistance value as shown in Figure 29.




Figure 29. MSET Voltage to Modulation Current Ratio vs. Differential Load Resistance

Using the resistance of the TOSA, the user can calculate the voltage range that should be applied to the MSET pin to generate the required modulation current range (see the example in the Applications Information section).

The circuit used to drive the MSET voltage must be able to drive the 1 k $\Omega$  resistance of the MSET pin. To be able to drive 80 mA modulation currents through the differential load, the output stage of the ADN2525 (IMODP, IMODN pins) must be ac-coupled to the load. The voltages at these pins have a dc component equal to VCC, and an ac component with single-ended peak-to-peak amplitude of IMOD × 25  $\Omega$ . This is the case even if the load impedance is less than 50  $\Omega$  differential, since the transmission line characteristic impedance sets the peak-to-peak amplitude. For proper operation of the output stage, the voltages at the IMODP and IMODN pins must be between the compliance voltage specifications for this pin over supply, temperature, and modulation current range as shown in Figure 30. See the Applications Information section for example headroom calculations.




Figure 30. Allowable Range for the Voltage at IMODP and IMODN

#### LOAD MIS-TERMINATION

Due to its excellent S22 performance, the ADN2525 can drive differential loads that range from 5  $\Omega$  to 50  $\Omega$ . In practice, many TOSAs have differential resistance less than 50  $\Omega$ . In this case, with 50  $\Omega$  differential transmission lines connecting the ADN2525 to the load, the load end of the transmission lines are mis-terminated. This mis-termination leads to signal reflections back to the driver. The excellent back-termination in the ADN2525 absorbs these reflections, preventing their reflection back to the load. This enables excellent optical eye quality to be achieved, even when the load end of the transmission lines is significantly mis-terminated. The connection between the load and the ADN2525 must be made with 50  $\Omega$  differential (25  $\Omega$  single-ended) transmission lines so that the driver end of the transmission lines is properly terminated.

#### **POWER CONSUMPTION**

The power dissipated by the ADN2525 is given by

$$P = VCC \times \left(\frac{V_{MSET}}{13.5} + I_{SUPPLY}\right) + V_{IBIAS} \times IBIAS$$

where:

VCC is the power supply voltage. IBIAS is the bias current generated by the ADN2525.  $V_{MSET}$  is the voltage applied to the MSET pin.  $I_{SUPPLY}$  is the sum of the current that flows into the VCC,

IMODP, and IMODN pins of the ADN2525 when IBIAS = IMOD = 0 expressed in amps (see Table 1).  $V_{IBIAS}$  is the average voltage on the IBIAS pin.

Considering  $V_{BSET}/IBIAS = 10$  as the conversion factor from  $V_{BSET}$  to IBIAS, the dissipated power becomes

$$P = VCC \times \left(\frac{V_{MSET}}{13.5} + I_{SUPPLY}\right) + \frac{V_{BSET}}{10} \times V_{IBIAS}$$

To ensure long-term reliable operation, the junction temperature of the ADN2525 must not exceed 125°C, as specified in Table 2. For improved heat dissipation, the module's case can be used as heat sink as shown in Figure 31. A compact optical module is a complex thermal environment, and calculations of device junction temperature using the package  $\theta_{JA}$  (junction-to-ambient thermal resistance) do not yield accurate results.




Figure 31. Typical Optical Module Structure

The following procedure can be used to estimate the IC junction temperature:

 $T_{TOP}$  = Temperature at top of package in °C.

 $T_{PAD}$  = Temperature at package exposed paddle in °C.

 $T_I$  = IC junction temperature in °C.

P =Power dissipation in W.

 $\theta_{J-TOP}$  = Thermal resistance from IC junction to package top.

 $\theta_{J-PAD}$  = Thermal resistance from IC junction to package exposed pad.




Figure 32. Electrical Model for Thermal Calculations

T<sub>TOP</sub> and T<sub>PAD</sub> can be determined by measuring the temperature at points inside the module as shown in Figure 31. The thermocouples should be positioned to obtain an accurate measurement of the package top and paddle temperatures. Using the model shown in Figure 32, the junction temperature can be calculated using the following formula:

$$T_{J} = \frac{P \times \left(\theta_{J-PAD} \times \theta_{J-TOP}\right) + T_{TOP} \times \theta_{J-PAD} + T_{PAD} \times \theta_{J-TOP}}{\theta_{J-PAD} + \theta_{J-TOP}}$$

where  $\theta_{J\text{-}TOP}$  and  $\theta_{J\text{-}PAD}$  are given in Table 2 and *P* is the power dissipated by the ADN2525.

## APPLICATIONS INFORMATION

#### TYPICAL APPLICATION CIRCUIT

Figure 33 shows the typical application circuit for the ADN2525. The dc voltages applied to the BSET and MSET pins control the bias and modulation currents. The bias current can be monitored as a voltage drop across the 1 k $\Omega$  resistor connected between the IBMON pin and GND. The ALS pin allows the user to turn on/off the bias and modulation currents, depending on the logic level applied to the pin. The data signal source must be connected to the DATAP and DATAN pins of the ADN2525 using 50  $\Omega$  transmission lines. The modulation current outputs, IMODP and IMODN, must be connected to the load (TOSA) using 50  $\Omega$  differential (25  $\Omega$  single-ended) transmission lines. Table 5 shows recommended components for the ac-coupling interface between the ADN2525 and TOSA. For up-to-date component recommendations, contact your sales representative.

Table 5.

Component	Value	Description
R1, R2	36 Ω	0603 size resistor
R3, R4	200 Ω	0603 size resistor
C3, C4	100 nF	0603 size capacitor, Phycomp 223878615649
L2, L3, L6, L7	82 nH	0402 size inductor, Murata LQW15AN82NJ0
L1, L4, L5, L8	10 μΗ	0603 size inductor, Murata LQM21FN100M70L

#### **LAYOUT GUIDELINES**

Due to the high frequencies at which the ADN2525 operates, care should be taken when designing the PCB layout to obtain optimum performance. Controlled impedance transmission lines must be used for the high speed signal paths. The length of the transmission lines must be kept to a minimum to reduce losses and pattern-dependent jitter. The PCB layout must be symmetrical, both on the DATAP, DATAN inputs, and on the IMODP, IMODN outputs, to ensure a balance between the differential signals. All VCC and GND pins must be connected to solid copper planes by using low inductance connections. When the connections are made through vias, multiple vias can be connected in parallel to reduce the parasitic inductance. Each GND pin must be locally decoupled with high quality capacitors. If proper decoupling cannot be achieved using a single capacitor, the user can use multiple capacitors in parallel for each GND pin. A 20  $\mu F$  tantalum capacitor must be used as general decoupling capacitor for the entire module. For guidelines on the surface-mount assembly of the ADN2525, consult the Amkor Technology® application note "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame® (MLF) Packages."




Figure 33. Typical ADN2525 Application Circuit

#### **DESIGN EXAMPLE**

This design example covers

- Headroom calculations for IBIAS, IMODP, and IMODN pins.
- Calculation of the typical voltage required at the BSET and MSET pins in order to produce the desired bias and modulation currents.

This design example assumes that the resistance of the TOSA is 25  $\Omega$ , the forward voltage of the laser at low current is  $V_F = 1$  V, IBIAS = 40 mA, IMOD = 60 mA, and VCC = 3.3 V.

#### **Headroom Calculations**

To ensure proper device operation, the voltages on the IBIAS, IMODP, and IMODN pins must meet the compliance voltage specifications in Table 1.

Considering the typical application circuit shown in Figure 33, the voltage at the IBIAS pin can be written as

$$V_{IBIAS} = VCC - V_F - (IBIAS \times R_{TOSA}) - V_{LA}$$

where:

VCC is the supply voltage.

 $V_F$  is the forward voltage across the laser at low current.  $R_{TOSA}$  is the resistance of the TOSA.

 $V_{LA}$  is the dc voltage drop across L5, L6, L7, and L8.  $V_{LB}$  is the dc voltage drop across L1, L2, L3, and L4.

For proper operation, the minimum voltage at the IBIAS pin should be greater than 0.6 V, as specified by the minimum IBIAS compliance specification in Table 1.

Assuming that the voltage drop across the 25  $\Omega$  transmission lines is negligible and that  $V_{LA}$  =0 V,  $V_F$  = 1 V, IBIAS = 40 mA,

$$V_{IBIAS} = 3.3 - 1 - (0.04 \times 25) = 1.3 \text{ V}$$

 $V_{IBIAS} = 1.3 \text{ V} > 0.6 \text{ V}$ , which satisfies the requirement.

The maximum voltage at the IBIAS pin must be less than the maximum IBIAS compliance specification as described by the following equation:

$$V_{COMPLIANCE\_MAX} = VCC - 0.75 - 4.4 \times IBIAS(A)$$

For this example:

$$V_{COMPLIANCE\_MAX} = VCC - 0.75 - 4.4 \times 0.04 = 2.53 \text{ V}$$

 $V_{IBIAS} = 1.3 \text{ V} < 2.53 \text{ V}$ , which satisfies the requirement.

To calculate the headroom at the modulation current pins (IMODP, IMODN), the voltage has a dc component equal to VCC due to the ac-coupled configuration and a swing equal to IMOD  $\times$  25  $\Omega$ . For proper operation of the ADN2525, the voltage at each modulation output pin should be within the normal operation region shown in Figure 30.

Assuming  $V_{LB} = 0$  V and IMOD = 60 mA, the minimum voltage at the modulation output pins is equal to

$$VCC - (IMOD \times 25)/2 = VCC - 0.75$$

$$VCC - 0.75 > VCC - 1.1$$
 V, which satisfies the requirement.

The maximum voltage at the modulation output pins is equal to

$$VCC + (IMOD \times 25)/2 = VCC + 0.75$$

$$VCC + 0.75 < VCC + 1.1$$
 V, which satisfies the requirement.

Headroom calculations must be repeated for the minimum and maximum values of the required IBIAS and IMOD ranges to ensure proper device operation over all operating conditions.

#### **BSET and MSET Pin Voltage Calculation**

To set the desired bias and modulation currents, the BSET and MSET pins of the ADN2525 must be driven with the appropriate dc voltage. The voltage range required at the BSET pin to generate the required IBIAS range can be calculated using the BSET voltage to IBIAS gain specified in Table 1. Assuming that IBIAS = 40 mA and the typical IBIAS/V<sub>BSET</sub> ratio of 100 mA/V, the BSET voltage is given by

$$V_{BSET} = \frac{IBIAS(\text{mA})}{100 \text{ mA/V}} = \frac{40}{100} = 0.4 \text{ V}$$

The BSET voltage range can be calculated using the required IBIAS range and the minimum and maximum BSET voltage to IBIAS gain values specified in Table 1.

The voltage required at the MSET pin to produce the desired modulation current can be calculated using

$$V_{MSET} = \frac{IMOD}{K}$$

where *K* is the *MSET* voltage to *IMOD* ratio.

The value of K depends on the actual resistance of the TOSA. It can be read using the plot shown in Figure 29. For a TOSA resistance of 25  $\Omega$ , the typical value of K = 120 mA/V. Assuming that IMOD = 60 mA and using the preceding equation, the MSET voltage is given by

$$V_{MSET} = \frac{IMOD(\text{mA})}{120 \text{ mA/V}} = \frac{60}{120} = 0.5 \text{ V}$$

The MSET voltage range can be calculated using the required IMOD range and the minimum and maximum K values. These can be obtained from the minimum and maximum curves in Figure 29.

# **OUTLINE DIMENSIONS**




Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body
(CP-16-3)
Dimensions shown in millimeters

#### **ORDERING GUIDE**

0.000.0000						
Model	Temperature Range	Package Description	Package Option	Branding		
ADN2525ACPZ-WP <sup>1</sup>	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package, 50-Piece Waffle Pack	CP-16-3	F06		
ADN2525ACPZ-R2 <sup>1</sup>	−40°C to +85°C	16-Lead Lead Frame Chip Scale Package, 500-Piece Reel	CP-16-3	F06		
ADN2525ACPZ-REEL7 <sup>1</sup>	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package, 7" 1500-Piece Reel	CP-16-3	F06		

<sup>&</sup>lt;sup>1</sup> Z = Pb-free part.

NOTES

