



# Low Voltage 1.15 V to 5.5 V, Single-Channel Bidirectional Logic Level Translator

Preliminary Technical Data

ADG3301

## FEATURES

Bidirectional level translation  
Operates from 1.15 V to 5.5 V  
Low quiescent current  $< 1 \mu\text{A}$   
No direction pin

## APPLICATIONS

SPI®, MICROWIRE® level translation  
Low voltage ASIC level translation  
Smart card readers  
Cell phones and cell phone cradles  
Portable communication devices  
Telecommunications equipment  
Network switches and routers  
Storage systems (SAN/NAS)  
Computing/server applications  
GPS  
Portable POS systems  
Low cost serial interfaces

## GENERAL DESCRIPTION

The ADG3301 is a single channel bidirectional logic level translator. It can be used in multivoltage digital system applications such as data transfer between a low voltage DSP/controller and a higher voltage device. The internal architecture allows the device to perform bidirectional logic level translation without an additional signal to set the direction in which the translation takes place.

The voltage applied to  $V_{CCA}$  sets the logic levels on the A side of the device, while  $V_{CCY}$  sets the levels on the Y side. For proper operation,  $V_{CCA}$  must always be less than  $V_{CCY}$ . The  $V_{CCA}$ -compatible logic signals applied to the A pin appear as  $V_{CCY}$ -compatible levels on the Y pin. Similarly,  $V_{CCY}$ -compatible logic levels applied to the Y pin appear as  $V_{CCA}$ -compatible logic levels on the A pin.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The enable pin (EN) provides three-state operation on both the A-side and the Y-side pins. When the device enable pin is pulled low, the terminals on both sides of the device are in the high impedance state. The EN pin is referred to the  $V_{CCA}$  supply voltage and driven high for normal operation.

The ADG3301 is available in compact 6 lead SC70 package and is guaranteed to operate over the 1.15 V to 5.5 V supply voltage range and extended  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range.

## PRODUCT HIGHLIGHTS

1. Bidirectional level translation.
2. Fully guaranteed over the 1.15 V to 5.5 V supply range.
3. No direction pin.
4. Compact 6 lead SC70 package.

Rev.Pr.A 1 February 2005

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.326.8703  
[www.analog.com](http://www.analog.com)  
© 2005 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications.....	3	Input Driving Requirements.....	15
Absolute Maximum Ratings.....	6	Output Load Requirements .....	15
Pin Configurations and Function Descriptions .....	6	Enable Operation .....	15
ESD Caution.....	6	Power Supplies.....	15
Typical Performance Characteristics .....	7	Data Rate .....	16
Test Circuits.....	11	Applications.....	17
Terminology .....	14	Layout Guidelines.....	17
Theory of Operation .....	15	Outline Dimensions .....	18
Level Translator Architecture .....	15		

SPECIFICATIONS<sup>1</sup>

$V_{CCY} = 1.65\text{ V to }5.5\text{ V}$ ,  $V_{CCA} = 1.15\text{ V to }V_{CCY}$ ,  $GND = 0\text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
LOGIC INPUTS/OUTPUTS						
A Side						
Input High Voltage <sup>3</sup>	$V_{IHA}$	$V_{CCA} = 1.15\text{ V}$	$V_{CCA} - 0.3$			V
	$V_{IHA}$	$V_{CCA} = 1.2\text{ V to }5.5\text{ V}$	$V_{CCA} - 0.4$			
Input Low Voltage <sup>3</sup>	$V_{ILA}$				0.4	V
Output High Voltage	$V_{OHA}$	$V_Y = V_{CCY}$ , $I_{OH} = 20\text{ }\mu\text{A}$ , Figure 27	$V_{CCA} - 0.4$			V
Output Low Voltage	$V_{OLA}$	$V_Y = 0\text{ V}$ , $I_{OL} = 20\text{ }\mu\text{A}$ , Figure 27			0.4	V
Capacitance <sup>3</sup>	$C_A$	$f = 1\text{ MHz}$ , $EN = 0$ , Figure 32		9		pF
Leakage Current	$I_{LA, HIZ}$	$V_A = 0\text{ V}/V_{CCA}$ , $EN = 0$ , Figure 29			$\pm 1$	$\mu\text{A}$
Y Side						
Input Low Voltage <sup>3</sup>	$V_{IHY}$		$V_{CCY} - 0.4$			V
Input High Voltage <sup>3</sup>	$V_{ILY}$				0.4	V
Output High Voltage	$V_{OHY}$	$V_A = V_{CCA}$ , $I_{OH} = 20\text{ }\mu\text{A}$ , Figure 28	$V_{CCY} - 0.4$			V
Output Low Voltage	$V_{OLY}$	$V_A = 0\text{ V}$ , $I_{OL} = 20\text{ }\mu\text{A}$ , Figure 28			0.4	V
Capacitance <sup>3</sup>	$C_Y$	$f = 1\text{ MHz}$ , $EN = 0$ , Figure 33		6		pF
Leakage Current	$I_{LY, HIZ}$	$V_Y = 0\text{ V}/V_{CCY}$ , $EN = 0$ , Figure 30			$\pm 1$	$\mu\text{A}$
Enable (EN)						
Input High Voltage <sup>3</sup>	$V_{IHEN}$	$V_{CCA} = 1.15\text{ V}$	$V_{CCA} - 0.3$			V
	$V_{IHEN}$	$V_{CCA} = 1.2\text{ V to }5.5\text{ V}$	$V_{CCA} - 0.4$			V
Input Low Voltage <sup>3</sup>	$V_{ILEN}$				0.4	V
Leakage Current	$I_{LEN}$	$V_{EN} = 0\text{ V}/V_{CCA}$ , $V_A = 0\text{ V}$ , Figure 31			$\pm 1$	$\mu\text{A}$
Capacitance <sup>3</sup>	$C_{EN}$			3		pF
Enable Time <sup>3</sup>	$t_{EN}$	$R_S = R_T = 50\text{ }\Omega$ , $V_A = 0\text{ V}/V_{CCA}(A \rightarrow Y)$ , $V_Y = 0\text{ V}/V_{CCY}(Y \rightarrow A)$ , Figure 34		1	1.8	$\mu\text{s}$
SWITCHING CHARACTERISTICS <sup>3</sup>						
$3.3\text{ V} \pm 0.3\text{ V} \leq V_{CCA} \leq V_{CCY}$ , $V_{CCY} = 5\text{ V} \pm 0.5\text{ V}$						
A $\rightarrow$ Y Level Translation						
Propagation Delay	$t_{P, A-Y}$	$R_S = R_T = 50\text{ }\Omega$ , $C_L = 50\text{ pF}$ , Figure 35		6	10	ns
Rise Time	$t_{R, A-Y}$			2	3.5	ns
Fall Time	$t_{F, A-Y}$			2	3.5	ns
Maximum Data Rate	$D_{MAX, A-Y}$		50			Mbps
Channel-to-Channel Skew	$t_{SKEW, A-Y}$			2	4	ns
Part-to-Part Skew	$t_{PPSKEW, A-Y}$				3	ns
Y $\rightarrow$ A Level Translation						
Propagation Delay	$t_{P, Y-A}$	$R_S = R_T = 50\text{ }\Omega$ , $C_L = 15\text{ pF}$ , Figure 36		4	7	ns
Rise Time	$t_{R, Y-A}$			1	3	ns
Fall Time	$t_{F, Y-A}$			3	7	ns
Maximum Data Rate	$D_{MAX, Y-A}$		50			Mbps
Channel-to-Channel Skew	$t_{SKEW, Y-A}$			2	3.5	ns
Part-to-Part Skew	$t_{PPSKEW, Y-A}$				2	ns
$1.8\text{ V} \pm 0.15\text{ V} \leq V_{CCA} \leq V_{CCY}$ , $V_{CCY} = 3.3\text{ V} \pm 0.3\text{ V}$						
A $\rightarrow$ Y Translation						
Propagation Delay	$t_{P, A-Y}$	$R_S = R_T = 50\text{ }\Omega$ , $C_L = 50\text{ pF}$ , Figure 35		8	11	ns
Rise Time	$t_{R, A-Y}$			2	5	ns
Fall Time	$t_{F, A-Y}$			2	5	ns
Maximum Data Rate	$D_{MAX, A-Y}$		50			Mbps
Channel-to-Channel Skew	$t_{SKEW, A-Y}$			2	4	ns
Part-to-Part Skew	$t_{PPSKEW, A-Y}$				4	ns

Parameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
Y→A Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 15\ \text{pF}$ , Figure 36				
Propagation Delay	$t_{P, Y-A}$			5	8	ns
Rise Time	$t_{R, Y-A}$			2	3.5	ns
Fall Time	$t_{F, Y-A}$			2	3.5	ns
Maximum Data Rate	$D_{MAX, Y-A}$		50			Mbps
Channel-to-Channel Skew	$t_{SKEW, Y-A}$			2	3	ns
Part-to-Part Skew	$t_{PPSKEW, Y-A}$				3	ns
1.15 V to 1.3 V $\leq V_{CCA} \leq V_{CCY}$ , $V_{CCY} = 3.3\ \text{V} \pm 0.3\ \text{V}$						
A→Y Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 50\ \text{pF}$ , Figure 35				
Propagation Delay	$t_{P, A-Y}$			9	18	ns
Rise Time	$t_{R, A-Y}$			3	5	ns
Fall Time	$t_{F, A-Y}$			2	5	ns
Maximum Data Rate	$D_{MAX, A-Y}$		40			Mbps
Channel-to-Channel Skew	$t_{SKEW, A-Y}$			2	5	ns
Part-to-Part Skew	$t_{PPSKEW, A-Y}$				10	ns
Y→A Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 15\ \text{pF}$ , Figure 36				
Propagation Delay	$t_{P, Y-A}$			5	9	ns
Rise Time	$t_{R, Y-A}$			2	4	ns
Fall Time	$t_{F, Y-A}$			2	4	ns
Maximum Data Rate	$D_{MAX, Y-A}$		40			Mbps
Channel-to-Channel Skew	$t_{SKEW, Y-A}$			2	4	ns
Part-to-Part Skew	$t_{PPSKEW, Y-A}$				4	ns
1.15 V to 1.3 V $\leq V_{CCA} \leq V_{CCY}$ , $V_{CCY} = 1.8\ \text{V} \pm 0.3\ \text{V}$						
A→Y Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 50\ \text{pF}$ , Figure 35				
Propagation Delay	$t_{P, A-Y}$			12	25	ns
Rise Time	$t_{R, A-Y}$			7	12	ns
Fall Time	$t_{F, A-Y}$			3	5	ns
Maximum Data Rate	$D_{MAX, A-Y}$		25			Mbps
Channel-to-Channel Skew	$t_{SKEW, A-Y}$			2	5	ns
Part-to-Part Skew	$t_{PPSKEW, A-Y}$				15	ns
Y→A Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 15\ \text{pF}$ , Figure 36				
Propagation Delay	$t_{P, Y-A}$			14	35	ns
Rise Time	$t_{R, Y-A}$			5	16	ns
Fall Time	$t_{F, Y-A}$			2.5	6.5	ns
Maximum Data Rate	$D_{MAX, Y-A}$		25			Mbps
Channel-to-Channel Skew	$t_{SKEW, Y-A}$			3	6.5	ns
Part-to-Part Skew	$t_{PPSKEW, Y-A}$				23.5	ns
2.5 V $\pm 0.2\ \text{V} \leq V_{CCA} \leq V_{CCY}$ , $V_{CCY} = 3.3\ \text{V} \pm 0.3\ \text{V}$						
A→Y Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 50\ \text{pF}$ , Figure 35				
Propagation Delay	$t_{P, A-Y}$			7	10	ns
Rise Time	$t_{R, A-Y}$			2.5	4	ns
Fall Time	$t_{F, A-Y}$			2	5	ns
Maximum Data Rate	$D_{MAX, A-Y}$		60			Mbps
Channel-to-Channel Skew	$t_{SKEW, A-Y}$			1.5	2	ns
Part-to-Part Skew	$t_{PPSKEW, A-Y}$				4	ns
Y→A Translation		$R_S = R_T = 50\ \Omega$ , $C_L = 15\ \text{pF}$ , Figure 36				
Propagation Delay	$t_{P, Y-A}$			5	8	ns
Rise Time	$t_{R, Y-A}$			1	4	ns
Fall Time	$t_{F, Y-A}$			3	5	ns
Maximum Data Rate	$D_{MAX, Y-A}$		60			Mbps
Channel-to-Channel Skew	$t_{SKEW, Y-A}$			2	3	ns
Part-to-Part Skew	$t_{PPSKEW, Y-A}$				3	ns

Parameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
POWER REQUIREMENTS						
Power Supply Voltages	$V_{CCA}$	$V_{CCA} \leq V_{CCY}$	1.15		5.5	V
	$V_{CCY}$		1.65		5.5	V
Quiescent Power Supply Current	$I_{CCA}$	$V_A = 0\text{ V}/V_{CCA}, V_Y = 0\text{ V}/V_{CCY},$ $V_{CCA} = V_{CCY} = 5.5\text{ V}, \text{EN} = 1$		0.17	1	$\mu\text{A}$
	$I_{CCY}$	$V_A = 0\text{ V}/V_{CCA}, V_Y = 0\text{ V}/V_{CCY},$ $V_{CCA} = V_{CCY} = 5.5\text{ V}, \text{EN} = 1$		0.27	1	$\mu\text{A}$
Three-State Mode Power Supply Current	$I_{HIZA}$	$V_{CCA} = V_{CCY} = 5.5\text{ V}, \text{EN} = 0$		0.1	1	$\mu\text{A}$
	$I_{HIZY}$	$V_{CCA} = V_{CCY} = 5.5\text{ V}, \text{EN} = 0$		0.1	1	$\mu\text{A}$

<sup>1</sup> Temperature range is as follows: B version:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

<sup>2</sup> All typical values are at  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

<sup>3</sup> Guaranteed by design; not subject to production test.

ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

Table 2.

Parameter	Rating
V <sub>CCA</sub> to GND	−0.3 V to +7 V
V <sub>CCY</sub> to GND	V <sub>CCA</sub> to +7 V
Digital Inputs (A)	−0.3 V to (V <sub>CCA</sub> + 0.3 V)
Digital Inputs (Y)	−0.3 V to (V <sub>CCY</sub> + 0.3 V)
EN to GND	−0.3 V to +7 V
Operating Temperature Range	
Industrial (B Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
θ <sub>JA</sub> Thermal Impedance (4-Layer Board)	
6 Lead SC70	332°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (< 20 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 6-Lead SC70

Table 3 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>CCA</sub>	Power Supply Voltage Input for the A I/O Pin (1.15 V ≤ V <sub>CCA</sub> ≤ V <sub>CCY</sub> ).
2	A	Input/Output A. Referenced to V <sub>CCA</sub> .
3	GND	Ground.
4	EN	Active High Enable input.
5	Y	Input/Output A4. Referenced to V <sub>CCA</sub> .
6	V <sub>CCY</sub>	Power Supply Voltage Input for the Y I/O Pin (1.65 V ≤ V <sub>CCY</sub> ≤ 5.5V).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3.  $I_{CCA}$  vs. Data Rate (A→Y Level Translation)




Figure 6.  $I_{CCV}$  vs. Data Rate (Y→A Level Translation)




Figure 4.  $I_{CCV}$  vs. Data Rate (A→Y Level Translation)




Figure 7.  $I_{CCV}$  vs. Capacitive Load at Pin Y for A→Y (1.2 V→1.8 V) Level Translation




Figure 5.  $I_{CCA}$  vs. Data Rate (Y→A Level Translation)




Figure 8.  $I_{CCA}$  vs. Capacitive Load at Pin A for Y→A (1.8 V→1.2 V) Level Translation




Figure 9.  $I_{CCY}$  vs. Capacitive Load at Pin Y for A→Y (1.8 V→3.3 V) Level Translation




Figure 10.  $I_{CCA}$  vs. Capacitive Load at Pin A for Y→A (3.3 V→1.8 V) Level Translation




Figure 11.  $I_{CCY}$  vs. Capacitive Load at Pin Y for A→Y (3.3 V→5 V) Level Translation




Figure 12.  $I_{CCA}$  vs. Capacitive Load at Pin A for Y→A (5 V→3.3 V) Level Translation




Figure 13. Rise Time vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 14. Fall Time vs. Capacitive Load at Pin Y (A→Y Level Translation)






Figure 15. Rise Time vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 18. Propagation Delay ( $t_{PHL}$ ) vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 16. Fall Time vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 19. Propagation Delay ( $t_{PLH}$ ) vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 17. Propagation Delay ( $t_{PLH}$ ) vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 20. Propagation Delay ( $t_{PHL}$ ) vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 21. Eye Diagram at Y Output (1.2 V to 1.8 V Level Translation, 25 Mbps)




Figure 24. Eye Diagram at A Output (3.3 V to 1.8 V Level Translation, 50 Mbps)




Figure 22. Eye Diagram at A Output (1.8 V to 1.2 V Level Translation, 25 Mbps)




Figure 25. Eye Diagram at Y Output (3.3 V to 5 V Level Translation, 50 Mbps)




Figure 23. Eye Diagram at Y Output (1.8 V to 3.3 V Level Translation, 50 Mbps)




Figure 26. Eye Diagram at A Output (5 V to 3.3 V Level Translation, 50 Mbps)

# TEST CIRCUITS




Figure 27.  $V_{OH}/V_{OL}$  Voltages at Pin A




Figure 30. Three-State Leakage Current at Pin Y




Figure 28.  $V_{OH}/V_{OL}$  Voltages at Pin Y




Figure 31. EN Pin Leakage Current




Figure 29. Three-State Leakage Current at Pin A




Figure 32. Capacitance at Pin A






Figure 33. Capacitance at Pin Y



Note:  $t_{EN}$  is whichever is larger between  $t_{EN1}$  and  $t_{EN2}$  in either A->Y and Y->A directions

Figure 34. Enable Time





Figure 35. Switching Characteristics (A→Y Level Translation)





Figure 36. Switching Characteristics (Y→A Level Translation)

## TERMINOLOGY

Table 4.

Symbol	Description
$V_{IHA}$	Logic input high voltage at Pin A.
$V_{ILA}$	Logic input low voltage at Pin A.
$V_{OHA}$	Logic output high voltage at Pin A.
$V_{OLA}$	Logic output low voltage at Pin A.
$C_A$	Capacitance measured at Pin A ( $EN = 0$ ).
$I_{LA, HIZ}$	Leakage current at Pin A when $EN = 0$ (Pin A three-stated).
$V_{IHY}$	Logic input high voltage at Pin Y.
$V_{ILY}$	Logic input low voltage at Pin Y.
$V_{OHY}$	Logic output high voltage at Pin Y.
$V_{OLY}$	Logic output low voltage at Pin Y.
$C_Y$	Capacitance measured at Pin Y ( $EN = 0$ ).
$I_{LY, HIZ}$	Leakage current at Pin Y when $EN = 0$ (Pin Y three-stated).
$V_{IHEN}$	Logic input high voltage at the EN pin.
$V_{ILEN}$	Logic input low voltage at the EN pin.
$C_{EN}$	Capacitance measured at EN pin.
$I_{LEN}$	Enable (EN) pin leakage current.
$t_{EN}$	Three-state enable time for Pins A /Y.
$t_{P, A-Y}$	Propagation delay when translating logic levels in the A→Y direction.
$t_{R, A-Y}$	Rise time when translating logic levels in the A→Y direction.
$t_{F, A-Y}$	Fall time when translating logic levels in the A→Y direction.
$D_{MAX, A-Y}$	Guaranteed data rate when translating logic levels in the A→Y direction under the driving and loading conditions specified in Table 1.
$t_{SKEW, A-Y}$	Difference between propagation delays on any two channels when translating logic levels in the A→Y direction.
$t_{PPSKEW, A-Y}$	Difference in propagation delay between any one channel and the same channel on a different part (under same driving/loading conditions) when translating in the A→Y direction.
$t_{P, Y-A}$	Propagation delay when translating logic levels in the Y→A direction.
$t_{R, Y-A}$	Rise time when translating logic levels in the Y→A direction.
$t_{F, Y-A}$	Fall time when translating logic levels in the Y→A direction.
$D_{MAX, Y-A}$	Guaranteed data rate when translating logic levels in the Y→A direction under the driving and loading conditions specified in Table 1.
$t_{SKEW, Y-A}$	Difference between propagation delays on any two channels when translating logic levels in the Y→A direction.
$t_{PPSKEW, Y-A}$	Difference in propagation delay between any one channel and the same channel on a different part (under same driving/loading conditions) when translating in the Y→A direction.
$V_{CCA}$	Power supply voltage at the $V_{CCA}$ pin.
$V_{CCY}$	Power supply voltage at the $V_{CCY}$ pin.
$I_{CCA}$	$V_{CCA}$ supply current.
$I_{CCY}$	$V_{CCY}$ supply current.
$I_{HIZA}$	$V_{CCA}$ supply current during three-state mode ( $EN = 0$ ).
$I_{HIZY}$	$V_{CCY}$ supply current during three-state mode ( $EN = 0$ ).



**DATA RATE**

The maximum data rate at which the device is guaranteed to operate is a function of the  $V_{CCA}$  and  $V_{CCY}$  supply voltage combination and the load capacitance. It is given by the maximum frequency of a square wave that can be applied to the device, which meets the  $V_{OH}$  and  $V_{OL}$  levels at the output and does not exceed the maximum junction temperature (see the Absolute Maximum Ratings). Table 6 shows the guaranteed data rates at which the ADG3301 can operate in both directions ( $A \rightarrow Y$  or  $Y \rightarrow A$  level translation) for various  $V_{CCA}$  and  $V_{CCY}$  supply combinations.

**Table 6. Guaranteed Data Rate (Mbps)<sup>1</sup>**

$V_{CCA}$	$V_{CCY}$			
	<b>1.8 V</b> <b>(1.65 V to 1.95 V)</b>	<b>2.5 V</b> <b>(2.3 V to 2.7 V)</b>	<b>3.3 V</b> <b>(3.0 V to 3.6 V)</b>	<b>5 V</b> <b>(4.5 V to 5.5 V)</b>
<b>1.2 V (1.15 V to 1.3 V)</b>	25	30	40	40
<b>1.8 V (1.65 V to 1.95 V)</b>	-	45	50	50
<b>2.5 V (2.3 V to 2.7 V)</b>	-	-	60	50
<b>3.3 V (3.0 V to 3.6 V)</b>	-	-	-	50
<b>5 V (4.5 V to 5.5 V)</b>	-	-	-	-

<sup>1</sup> The load capacitance used is 50 pF when translating in the  $A \rightarrow Y$  direction and 15 pF when translating in the  $Y \rightarrow A$  direction.



## APPLICATIONS

The ADG3301 is designed for digital circuits that operate at different supply voltages; therefore, logic level translation is required. The lower voltage logic signals are connected to the A pin, and the higher voltage logic signals to the Y pin. The ADG3301 can provide level translation in both directions from A→Y or Y→A, eliminating the need for a level translator IC for each direction. The internal architecture allows the ADG3301 to perform bidirectional level translation without an additional signal to set the direction in which the translation is made. It also allows simultaneous data flow in both directions on the same part, for example, two channels translate in A→Y direction while the other two translate in Y→A direction. This simplifies the design by eliminating the timing requirements for the direction signal and reduces the number of ICs used for level translation.

Figure 38 shows an application where a 1.8V microprocessors transfers data to or from a 3.3V peripheral device using the ADG3301 level translator.




Figure 39. 1.8V to 3.3V level translation circuit


## LAYOUT GUIDELINES

As with any high speed digital IC, the printed circuit board layout is important for the overall performance of the circuit. Care should be taken to ensure proper power supply bypass and return paths for the high speed signals. Each  $V_{CC}$  pin ( $V_{CCA}$  and  $V_{CCY}$ ) should be bypassed using low effective series resistance (ESR) and effective series inductance (ESI) capacitors placed as close as possible to the  $V_{CCA}$  and  $V_{CCY}$  pins. The parasitic inductance of the high speed signal track might cause significant overshoot. This effect can be reduced by keeping the length of the tracks as short as possible. A solid copper plane for the return path (GND) is also recommended.

## OUTLINE DIMENSIONS

6-Lead Plastic Surface Mount Package [SC70]  
(KS-6)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203AB

Figure 40. 6 Lead SC 70 package