

12-Bit Successive Approximation High Accuracy A/D Converters

ABAMASaries

FEATURES

True 12-Bit Operation: ±1/2LSB max Nonlinearity

Totally Adjustment-Free

Guaranteed No Missing Codes Over the Specified

Temperature Range Hermetically-Sealed Package

Standard Temperature Range: -25°C to +85°C Extended Temperature Range: -55°C to +125°C

Serial and Parallel Outputs

Monolithic DAC with Scaling Resistors for Stability

Low Chip Count for High Reliability

Industry Standard Pin Out Small 24-Pin DIP

GENERAL DESCRIPTION

The AD52XX series devices are 12-bit successive approximation analog-to-digital converters. The hybrid design utilizes MSI digital, linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide a totally adjustment free converter—no potentiometers are required for calibration.

The innovative design of the AD52XX series devices incorporates a monolithic 12-bit feedback DAC for reduced chip count and higher reliability. The exceptional temperature coefficients of the monolithic DAC guarantees ±1/2LSB linearity over the entire operating temperature range of -25°C to +85°C for the BD grade and -55°C to +125°C for the TD grade.

The AD52XX series converters are available in 2 input voltage ranges: $\pm 5V$ (AD521X1) and $\pm 10V$ (AD52X2/AD52X5). The converters are available either complete with an internal buried zener reference or with the option of an external reference for improved absolute accuracy.


The AD52XX series converters are available in two performance grades; the "B" is specified from -25°C to +85°C and the "T" is specified from -55°C to +125°C. All units are available in a 24-pin hermetically sealed ceramic DIP.

The Serial Output function is no longer supported on the AD5212 after date code 9622.

The Serial Output function is no longer supported on the AD5215 after date code 9618.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.



PRODUCT HIGHLIGHTS

- 1. The AD52XX series devices are laser trimmed at the factory to provide a totally adjustment free converter—no potentiometers are required for 12-bit performance.
- 2. A monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
- 3. The AD52XX series directly replaces other devices of this type with significant increases in performance.
- 4. The devices offer true 12-bit accuracy and exhibits no missing codes over the entire operating temperature range.
- The fast conversion rate of the AD5210 series makes it an excellent choice for applications requiring high system throughput rates.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

INPUT IMPEDANCE				от не в неводить и неводить и неводить не под неводить неводить неводить неводить неводить неводить неводить н
5.0kΩ 10.0kΩ	AD52X1B AD52X2B	AD52X1T AD52X2T	AD52X5B	AD52X5T
TOWN TO CHARLES AND THE COMMENT OF T		al 2000. A militar hand the state of the province of the survey of the state of the		***
**************************************	111C30-1100-1000-1000-100-100-100-100-100-10	COLL ASSERTION OF THE PROPERTY	F, X [C T A	n namen menger mengantukan kalan salah nagrapagan penggan kanggan kanggan kanggan kanggan kanggan kanggan kang Banggan menger menger menggan kanggan
ROR MAX	97 Y0700 XX7536 7556 4740	2007/994951 N 20040 P Elemente representation of the communities and the second communities of the community of the communities and communities of the communities of	the country in the Parl State of the Country of the	titili, valaa-suurussa suurussa mutta ta 14747 99-liikka eli suaarikuussittiisistiitii
	Guaranteed	*	*	*
MAX	$\pm 1 LSB$	2003-2004-2014 server recommendates (1 octobre 2004-2014) (1 octobre 2004-2014) (1 octobre 2004-2014) (2 octob	MERCHANTON TO THE STATE OF THE	MANUTATION OF THE PROPERTY OF
MAX	### WANTEN FOR THE STATE OF THE	1964/M _{Бил} ьфон по 1979 1988 ВССТ 1884 СТ 1964 СТ 1884 СТ	1999-1999 (1999-1994) in the same of the American Committee of the order charge groups are about 1990, who is single group and of the 1990 (1990) in the 1990 (1990)	KURIL (MA yhy-qdox muud ah agaan makaanikkii Suuri Adro r adod ride us
	±2LSB	*	*	*
CURACY, MAX	$\pm 2LSB$	** The representation of the representation	TOOTTOMING THE ART OF A THE ART AREA OF A THE ART OF A THE ART OF A THE ART OF A THE AREA OF A THE AREA OF A THE ART OF A THE ART OF A THE AREA OF A	Morror while other was a second time and the second
CURACY, MAX	±0.4% of FSR ²	*	±0.1% of FSR ²	***
TIME, MAX z (5210 Series)	13 µs	*	*	*
GS Commands		орин жите (В. и Вобобов) од тимиратурација и до до до друговит тов се висима од од «тео отколом	Посторования на вого на того советство на посторования на посторования на посторования на посторования на пост	addres (1504-1514) - Angleiche Trades von dergt, der (1504-1614) der Angleiche Trades von dergt, der (1504-1614)
		*	*	*
		*	*	*
PULSE WIDTH		SOUTH THE REPORT WELF COST TO A STEEL COST TO A STEEL COST OF THE SOUTH THE SECRET OF	AMERICAN PROPERTY STATE AND	THE STATE OF THE S
annon 1,70,70 (1900) au us senses es en 1900 (1900) (1900), 1,440 for un rinner au un der 1900 (1900) (1,600), 1000 (1,000) (1	The control of the co	мена мец еңесустану)	TORAL THE STATE OF	nen menerin di 2000 2000 2000 2000 2000 2000 2000 2
	0.4V max	*	*	*
	3.6V (2.4 min)	*	*	*
H	8TTL Loads	*	*	*
V	2TTL Loads	*	*	*
Y REQUIREMENTS	orthod BERT SCHOOL (Schold Schold Sch	yry gyd 1814 audi Lyddi, gynn, Phy o'ryn cod a glorifaesi gyddi Cyfryffi Chir arm mayddo a 1885 (1710 (1886)). Yn yw gwn chwydd a blaeth Chira (1886). Yn yw gwn chwydd a blaeth Chira (1886). Yn y gwn chwy gwn chwy gwn chwy a blaeth Chira (1886). Yn y gwn chwy gwn chwy a blaeth Chira (1886). Yn y gwn chwy a blaeth Chira (1886). Yn y gwn chwy a blaeth Chira (1886). Yn y daeth Chira (1886). Yn y	30000000000000000000000000000000000000	RT 0684-113 lannae impert9991871-1273-1800867311/180794483fi
	$+5V \pm 10\%$	*	*	*
	$+15V \pm 10\%$	*	*	*
MINION SHAFT SECTION AND THE SHAFT SHAFT SHAFT SHAFT SECTION TO THE SECTION AND ASSOCIATION AND ASSOCIATION OF THE SECTION OF	-15V ±10%	*	** POWALLIANSPONSKEHIER FERTYRE, 3 No V. ADVERTIGE RESIDENCE FERTYRE VIV. S. ADAL THERE RESERVE BERKEREN SEE "A ARE	*
URRENT				
		*	*	*
		*	*	*
	Zomii (Zomii max)	*	0.5m Δ	***
Y REIECTION	\$PACKER\$\(\)\). Mrs general and \$\(\frac{1}{2}\) (\$\(\frac{1}{2}\) (\$\(\frac{1}2\) (\$\(\frac{1}{2}\) (\$\(\frac{1}2\) (\$\(\frac\) (\$\(\frac{1}2\) (\$\(\frac{1}2\) (\$\(\frac{1}2\) (\$\(\frac{1}2	тен, 1961 (1965) Итбайнов Айв такот оргондо оргонд оргонд или или они они они они они они они они они он	error company or a considerate field from communication decades and communication from the communication considerate considerate from the communication considerate considerat	Frounds insures uses id: Bold 1 Stud 97 but 771, menn on very use punktion
•	±0.005%/% max	*	*	*
	±0.005%/% max	*	*	*
UMPTION	575mW (1000mW max)	(SE) DESCRIPTION AND AND AND AND AND AND AND AND AND AN	575mW (1000mW ma	X) * * *
EMPERATURE	-25°C to +85°C	-55°C to +125°C		
	IMPEDANCE 5.0kΩ 10.0kΩ RROR, MAX odes T _{min} to T _{max} MAX MAX CURACY, MAX CURACY, MAX CURACY, MAX FIME, MAX z (5210 Series) GS Commands PULSE WIDTH C H V Y REQUIREMENTS URRENT	IMPEDANCE 5.0kΩ AD52X1B 10.0kΩ AD52X2B Internal 12 Bits EROR, MAX ±1/2LSB Guaranteed MAX ±1LSB MAX ±2LSB CURACY, MAX ±2LSB CURACY, MAX ±0.4% of FSR ² TIME, MAX z (5210 Series) 13 μs GS Commands 0.8V max +2.0V min 0.5TTL Load PULSE WIDTH 100ns min C 0.4V max 3.6V (2.4 min) H 8TTL Loads Y REQUIREMENTS +5V ±10% +15V ±10% -15V ±10% -15V ±10% 10mA (35mA max) 20mA (28mA max) 20mA (28mPERATURE 25mM (1000mW max) 25mM (1000mW max)	IMPEDANCE 5.0kΩ AD52X1B AD52X1T 10.0kΩ AD52X2B AD52X2T	IMPEDANCE

-2-

NOTES

^{*}Same specifications as AD52X1/X2B.
**Same specifications as AD52X1/X2T.

^{***}Same specifications as AD52X5B.

¹Other input ranges are available, consult factory.
²FSR is Full Scale Range and is equal to the peak to peak input signal.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

-65°C to +150°C Storage Temperature Positive Supply +18V Negative Supply -18V Logic Supply 0 to +7V Analog Input ±25V Digital Outputs Logic Supply Digital Inputs +5.5V Reference Supply -15V




Figure 1. Burn In Circuit




Figure 2. Pin Designations

AD52XX SERIES ORDERING GUIDE


Model	Linearity	Absolute Accuracy	Temperature Range	Conversion Time	Package Option
AD521**BD	1/2LSB	2LSB	-25° C to $+85^{\circ}$ C	13µs	DH-24C
AD521**TD	1/2LSB	2LSB	-55°C to +125°C	13μs	DH-24C

^{**}Insert number according to desired input voltage range as shown in Table II.

OUTLINE DIMENSIONS

24-Lead Side Brazed Ceramic DIP for Hybrid (DH-24C)

Dimensions shown in inches and (millimeters)



- 1. INDEX AREA; A NOTCH OR A LEAD ONE IDENTIFICATION MARK IS LOCATED ADJACENT TO LEAD ONE.
- DIMENSION SHALL BE MEASURED FROM THE SEATING PLANE TO THE BASE PLANE. THE BASIC PIN SPACING IS 0.100" (2.54 mm) BETWEEN CENTERLINES.
- APPLIES TO ALL FOUR CORNERS.
 THE DIMENSION SHALL BE MEASURED AT THE CENTERLINE OF THE LEADS.
- THE DIMENSION STALL DE MEASONED AT THE CENTERLINE OF THE LE TWENTY TWO SPACES. CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

REV. A -3-

THEORY OF OPERATION

On receipt of a CONVERT START command, the AD52XX converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

TIMING

The timing diagram is shown in Figure 3. A conversion is initiated by holding the start convert low during a rising edge of the clock. The start convert transition must occur at a minimum of 25 ns prior to the clock transition. The end of conversion (E.O.C.) signal will be set simultaneously with the initia-

tion of conversion. The actual conversion will not start until the first rising edge of the clock after the start convert is again set high. At time t_0 , B_1 is reset and B_2 – B_{12} are set unconditionally. At t_1 the Bit 1 decision is made and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t_{12} . The STATUS flag is reset at time t_{12} indicating that the conversion is complete and that the parallel output data is valid.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 3). An external clock of 1MHz (AD5210) will yield 13μ s conversion time. An external clock of 260 kHz (AD5200) will yield 50μ s conversion time.




Figure 3. Timing Diagram

The analog continuum is partitioned into 2^{12} discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2$ LSB, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors have been

internally trimmed to provide an absolute accuracy of ±0.05%. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD52XX is specified as having no missing codes over the entire temperature range as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

RSS =
$$\sqrt{\epsilon_{\rm G}^2 + \epsilon_{\rm O}^2 + \epsilon_{\rm L}^2}$$

 $\epsilon_G = Gain Drift Error (ppm/°C)$

 $\epsilon_{\rm O}$ = Offset Drift Error (ppm of FSR/ $^{\circ}$ C)

 $\epsilon_{\rm L}$ = Linearity Error (ppm of FSR/ $^{\circ}$ C)




Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These 'grounds'' are usually referred to as the Digital Ground and Analog Ground (Analog Power Return). These grounds must be tied together at one point, usually at the system powersupply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD52XX. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.




Figure 5. Basic Grounding Practice

Each of the AD52XX's supply terminals should be capacitively decoupled as close to the AD52XX as possible. A large value capacitor such as $1\mu F$ in parallel with $0.01\mu F$ capacitor is usually sufficient. Analog supplies are bypassed to the Analog Ground pin and the logic supply is bypassed to the Digital Ground pin.




Figure 6. Power Supply Decoupling

SAMPLED DATA SYSTEMS

The conversion speed of the AD52XX allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. To make the AD52XX capable of full benefit from this high speed, a fast sample-hold amplifier such as the AD346 or ADSHC-85 is required. Figures 7 and 8 show the use of an AD346 and ADSHC-85 as sample and holds in combination with the AD52XX.




Figure 7. 66.6kHz-12 Bit, A/D Conversion System




Figure 8. 18.3kHz-12-Bit, A/D Conversion System

In sampled data systems there are two limiting factors in digitizing high frequency signals. The maximum value of input signal frequency that can be acquired and digitized using a sample and hold amplifier and A/D converter combination is influenced by the bandwidth of the SHA, but it is also dictated by:

A. The aperture uncertainty (jitter) of the sample and hold amplifier.

B. The desired accuracy and corresponding resolution of the converter.

The resolution of an AD5210 is 1 part in 4096 to a tolerance of 0.012% of the full scale range, the maximum value of input signal frequency which can be digitized is determined by:

$$F_{MAX}/=\frac{2^{-N}}{(2\pi)(\text{Aperture Uncertainty})}$$

$$F_{MAX}/\text{AD346} = \frac{1}{(2\pi)(4096)(4 \times 10^{-10})} = 97.1 \text{kHz}$$

$$F_{MAX}/\text{ADSHC-85} = \frac{1}{(2\pi)(4096)(5 \times 10^{-10})} = 77.7 \text{kHz}$$

The maximum throughput rate for each of these combinations is again different. The maximum throughput rate is the sum of the sample and hold acquisition time and A/D conversion time as shown in Figure 9.




Figure 9. START/E.O.C. Timing for Sampled Data System

When using an AD346 with an AD5212 the throughput rate is, 2.0µs acquisition time plus 13µs conversion time, 66.6kHz. To meet the requirements of the Nyquist sampling criteria, the AD346 and AD5210 combination can be used for input frequencies from dc through 33.3kHz; the ADSHC-85 and AD5210 combination for inputs from dc through 9.2kHz. Input frequencies higher than these (up to the maximum frequency) would result in "under-sampling" of the input signal. Signals up to the maximum frequency could be processed if their bandwidth is less than one-half the sample frequency.

A fast (32kHz) 12-bit DAS can be configured using the AD362 and the AD521X. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A feature of the AD362 is an

internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hardwire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.




Figure 10. High Speed 12-Bit DAS

CONVERT START USING A POSITIVE EDGE

In some systems it may be inconvenient to generate a negative going start convert pulse of the proper width. The circuit of Figure 11 can be used to start a conversion on the AD521X series of A/Ds with a positive going edge. To perform a conversion both the convert start signal and the E.O.C. must be low. The output of the inverter and nand gate will then be in the high state. The converter will reset on the next rising clock edge. Resetting brings the E.O.C. to a high state; the inverter goes low; the convert start is still high so the output of the nand gate goes high allowing the conversion to continue immediately. The convert start line has only to be brought back down before the conversion is complete.




Figure 11. Convert Start Using a Positive Edge

Input Range	Speed	Internal Reference	External Reference
-5V to +5V	13µs	AD5211	AD5214
-10V to +10V	13μs	AD5212	AD5215

i.e., – the $13\mu s$ conversion time, $\pm 10V$ input, external reference, extended temperature unit is the AD5215TD.

Table II.

-6-

AD5210 Series

Revision History

Location	Page
2/03—Data Sheet changed from REV. 0 to REV. A.	
Added text to GENERAL DESCRIPTION	1
Updated OUTLINE DIMENSIONS	3

REV. A -7-