ChipFind - Datasheet

Part Number STW4810

Download:  PDF   ZIP

Document Outline

PRELIMINARY DATA
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to
change without notice.
February 2006
Rev3
1/72
1
STw4810
Power Management for Multimedia Processors
Features
2 Step-down converters
­ 1 to 1.5V with 15 steps at 600mA
­ 1.8V at 600mA for general purpose usage
3 Low-drop output regulators for different uses
­ PLL analog supplies:
1.05V, 1.2V, 1.3V 1.8V - 10mA
­ Processor analogue functions:
2.5V - 10mA
­ Auxiliary device:
1.5V, 1.8V, 2.5V, 2.8V - 150 mA
USB OTG module
­ Full and low speed USB OTG transceiver
­ Charge-pump (5V, 100mA) for USB cable
Mass memory cards (SD/MMC/SDIO)
­ 1 linear regulator: 1.8V, 2.85V, 3V - 150mA
­ Level shifter
Miscellaneous
­ 32 kHz control for multimedia processor
­ Processor supply monitoring
­ Processor reset control
­ 2 Serial I2C interfaces
Description
STw4810 is a power management companion
chip for multimedia processors used in portable
applications. It supplies the multimedia processor
including its memories and peripherals. STw4810
supports the main mass memory standard cards.
SDIO
TM
is also supported and allows to connect
multimedia peripherals like cameras.
Application
ST NOMADIK
TM
STn88xx
Multimedia processor
Mobile phones, PDA, Videophone
Order codes
6x6x1.2mm
0.5mm pitch
TFBGA 84
4.6x4.6x1.0mm
0.4mm pitch
VFBGA 84
STw4810BHD
STw4810BRA
Part number
Package
Packing
STw4810BHD/LF
TFBGA84- 6x 6 x 1.2 mm / 0.5 mm pitch
Tray
STw4810BRA/LF
VFBGA 84 - 4.6x 4.6 x 1 mm / 0.4 mm pitch
Tray
www.st.com
STw4810
2/72
Rev3
Contents
1
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2
Functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3
Ball information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3.1
Ball connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3.2
Ball functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
4
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4.1
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4.2
Digital control module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4.2.1
State machine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4.2.2
POWER OFF / VDDOK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.2.3
SLEEP mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.2.4
I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.2.5
Control registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.2.6
IT generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.2.7
Clock switching and control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.3
Power management module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
4.3.1
Bandgap, biasing and references . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
4.3.2
VCORE regulator: DC/DC STEP- DOWN regulator . . . . . . . . . . . . . . . . . . . 30
4.3.3
VIO_VMEM regulator: DC/DC step- down regulator . . . . . . . . . . . . . . . . . . . 31
4.3.4
VPLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
4.3.5
VANA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
4.3.6
VAUX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
4.3.7
Power supply monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
4.3.8
Power supply domains . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
4.3.9
Thermal shut-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
4.4
USB OTG module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
4.4.1
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
4.4.2
Modes and operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
4.4.3
USB enable control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
4.5
SD/MMC/SDIO module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
STw4810
Rev3
3/72
5
Electrical and timing characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.1
Absolute maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.2
Package dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.3
Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.3.1
Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
5.3.2
VREF18 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
5.3.3
VCORE DC/DC step-down converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
5.3.4
VIO_VMEM DC/DC step-down converter . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
5.3.5
LDO regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
5.3.6
Power supply monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
5.4
Digital specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
5.4.1
CMOS input/output static characteristics: I2C interface . . . . . . . . . . . . . . . . 53
5.4.2
CMOS input/output dynamic characteristics: I2C interface . . . . . . . . . . . . . . 53
5.4.3
CMOS input/output static characteristics: VIO level . . . . . . . . . . . . . . . . . . . 54
5.4.4
CMOS input/output static characteristics: V
BAT
level . . . . . . . . . . . . . . . . . . . 56
5.4.5
CMOS input/output static characteristics: VMMC level . . . . . . . . . . . . . . . . . 57
5.5
USB OTG transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
5.6
SD/MMC card interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
6
Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
6.1
Components list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
6.2
Application schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
7
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
7.1
TFBGA 84 balls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
7.2
VFBGA 84 balls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
8
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
1 Overview
STw4810
4/72
Rev3
1 Overview
Power management module
­
1 Step-down converter for processor core (1 to 1.5 V with 15 steps at 600 mA)
­
1 Step-down converter (1.8 V at 600 mA) for general purpose usage such as
processor input/output supply, external memory, DDR and SDRAM and peripherals
­
1 Low-drop output regulator for analog supplies, such as PLL (1.05 V, 1.2 V, 1.3 V,
1.8 V at 10 mA)
­
1 Low-drop Output regulator for processor analogue functions (2.5 V at 10 mA)
­
1 Low-drop output regulator for auxiliary devices (1.5 V, 1.8 V, 2.5 V, 2.8 V at 150 mA)
USB OTG module
­
Full and low speed USB OTG transceiver
­
1 Linear regulators (3.1 V at 40 mA) supplying transceiver
­
1 Charge-pump (5 V at 100 mA) supplying VBUS line of the USB cable
Mass memory cards (SD/MMC/SDIO)
­
1 Linear regulator (1.8 V, 2.85 V, 3 V at 150 mA)
­
Level shifter
Miscellaneous
­
32 kHz control for multimedia processor
­
Processor supply monitoring
­
Processor reset control
­
2 Serial I2C interfaces
Figure 1.
Typical mobile multimedia system
STw4810
2 Functional block diagram
Rev3
5/72
2 Functional
block
diagram
Figure 2.
STw4810 block diagram
VPLL_LDO
1.05V,1.2V,1.3V,1.8V,
VAUX
VCO
R
E
VBA
T_
VCO
R
E
VM
IN
US
_
V
CORE
VPLL
VANA_LDO
2.5V, 10mA
VANA
VBAT_VPLL_ANA
VBA
T_
VI
O
_
VM
E
M
VL
X_
VI
O
_
VM
EM
V
M
IN
US
_
V
IO_
V
M
E
M
VI
O
_
VM
EM
1
.
8V
-
60
0m
A
VREF_VIO_VMEM
VREF_VCORE
VREF_VPLL
SOFT_START
VAUX_LDO
1.5V,1.8V2.5V,2.8V,
VREF_18
BG
Buffer
BIAS
VREF_VAUX
Thermal
shutdown
VBAT_ANA
Internal
oscillator
clock
switching
and
control
MASTER_CLK
SCL
SDA
I2C
interface
VBAT_DIG
VMINUS_DIG
General
control
PON
VDDOK
PORn
PWREN
SW_RESETn
Control
registers
USB
control
USB OTG transceiver interface
VBAT_USB
ID
CP
CN
VBUS
DP
DN
Charge
pump
VUSB
3.1V - 40mA
5V - 100mA
Driver
USBOEn
USBVP
USBVM
USBRCV
Control
SD/MMC/
SD/ MMC/SDIO interface
1.8/2.85/3V-150mA
VBAT_MMC
VMMC
Driver
Level
shifter
LATCHCLK
CLKOUT
DATAOUT0
CMDOUT
DATAOUT[3:1]
MCCLK
MCFBCLK
MCCMDDIR
MCDAT0DIR
MCDAT2DIR
MCCMD
MCDATA[3:1]
MCDATA0
REQUEST_MC
VBAT_VAUX
CLK32K
CLK32K_IN
PORn_VBAT
VMINUS_ANA
1V
=
>
1
.5V
-
60
0m
A
VL
X_
VCO
R
E
TCXO_EN
Monitoring
IT_WAKE_UP
GPO1
GPO2
I2C
Mux
USBSCL
USBSDA
USBINTn
MCDAT31DIR
VMINUS_USB
Level
shifter
Pull
up &
down
SDIO control
10mA
150mA