PCK351
1:10 clock distribution device with 3-State outputs
Rev. 01 -- 14 May 2002
Product data
1.
Description
The PCK351 is a high-performance 3.3 V LVTTL clock distribution device. The
PCK351 enables a single clock input to be distributed to ten outputs with minimum
output skew and pulse skew. The use of distributed V
CC
and GND pins in the PCK351
ensures reduced switching noise.
The PCK351 is characterized for operation over the supply range 3.0 V to 3.6 V, and
over the industrial temperature range
-
40 to +85
°
C.
2.
Features
s
1:10 LVTTL clock distribution
s
Low output to output skew
s
Low output pulse skew
s
Over voltage tolerant inputs and outputs
s
LVTTL-compatible inputs and outputs
s
Distributed V
CC
and ground pins reduce switching noise
s
Balanced High-drive outputs (
-
32 mA I
OH
, 32 mA I
OL
)
s
Reduced power dissipation due to the state-of-the-art QUBiC-LP process
s
Supply range of +3.0 V to +3.6 V
s
Package options include plastic small-outline (D) and shrink small-outline (DB)
packages
s
Industrial temperature range
-
40 to +85
°
C
s
PCK351 is identical to and replaces PTN3151.
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
2 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
3.
Quick reference data
[1]
C
PD
is used to determine the dynamic power dissipation (P
D
in
µ
W).
P
D
= C
PD
×
V
CC
2
×
f
i
+
(C
L
×
V
CC
2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
(C
L
×
V
CC
2
×
f
o
) = sum of outputs;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts.
4.
Ordering information
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
3.0 ns.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
t
PHL
/t
PLH
propagation delay: A to Y
n
C
L
= 50 pF; V
CC
= 3.3 V
3.1
3.6
4.1
ns
C
I
input capacitance
V
I
= V
CC
or GND
-
4
-
pF
C
O
output capacitance
V
I
= V
CC
or GND
-
6
-
pF
C
PD
power dissipation capacitance
[1]
C
L
= 50 pF; f = 1 MHz
-
48
-
pF
Table 2:
Ordering information
Type number
Package
Name
Description
Version
PCK351D
SO24
plastic small outline package; 24 leads; body width 7.5 mm
SOT137-1
PCK351DB
SSOP24
plastic shrink small outline package; 24 leads; body width 5.3 mm
SOT340-1
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
3 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
5.
Pinning information
5.1 Pinning
5.2 Pin description
Fig 1.
SO24 pin configuration.
Fig 2.
SSOP24 pin configuration.
PCK351D
002aaa280
1
2
3
4
5
6
7
8
9
10
11
12
GND
Y10
VCC
Y9
OE
A
GND
GND
Y8
VCC
Y7
GND
GND
Y1
VCC
Y2
GND
Y3
Y4
GND
Y5
VCC
Y6
GND
24
23
22
21
20
19
18
17
16
15
14
13
PCK351DB
002aaa281
1
2
3
4
5
6
7
8
9
10
11
12
GND
Y10
VCC
Y9
OE
A
GND
GND
Y8
VCC
Y7
GND
GND
Y1
VCC
Y2
GND
Y3
Y4
GND
Y5
VCC
Y6
GND
24
23
22
21
20
19
18
17
16
15
14
13
Table 3:
Pin description
Symbol
Pin
Description
GND
1, 7, 8, 12, 13, 17, 20, 24
ground (0 V)
Y
10
to Y
1
2, 4, 9, 11, 14, 16, 18, 19, 21, 23
outputs
V
CC
3, 10, 15, 22
supply voltage
OE
5
output enable input (Active-LOW)
A
6
data input
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
4 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
6.
Functional description
6.1 Function table
[1]
H = HIGH voltage level;
L = LOW voltage level;
Z = high-impedance OFF-state.
6.2 Logic symbol
Table 4:
Function table
Inputs
Outputs
A
OE
Y
n
L
H
Z
H
H
Z
L
L
L
H
L
H
Fig 3.
Logic symbol.
002aaa283
23
Y1
OE
5
A
6
EN
21
Y2
19
Y3
18
Y4
16
Y5
14
Y6
11
Y7
9
Y8
4
Y9
2
Y10
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
5 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
6.3 Logic diagram
Fig 4.
Logic diagram.
002aaa282
23
21
19
18
16
14
11
9
4
2
6
5
OE
A
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
6 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
7.
Limiting values
[1]
Stresses beyond those listed may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated
under `recommended operating conditions' is not implied. Exposure to absolute-maximum-rated
conditions for extended periods may affect device reliability.
[2]
The performance capability of a high-performance integrated circuit in conjunction with its thermal
environment can create junction temperatures which are detrimental to reliability. The maximum
junction temperature of this integrated circuit should not exceed 150
°
C.
[3]
The input and output negative voltage ratings may be exceeded if the input and output clamp currents
are observed.
8.
Recommended operating conditions
[1]
Unused pins (input or I/O) must be held HIGH or LOW.
Table 5:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
[1]
,
[2]
Symbol
Parameter
Conditions
Min
Max
Unit
V
CC
supply voltage range
-
0.5
+4.6
V
V
I
input voltage range
[3]
-
0.5
+7.0
V
V
O
output voltage range
[3]
-
0.5
+3.6
V
I
IK
input clamp current
V
I
< 0 V
-
-
18
mA
I
OK
output clamp current
V
I
< 0 V
-
-
50
mA
I
O
output sink current
-
64
mA
I
CC
, I
GND
V
CC
or GND current
-
±
75
mA
T
stg
storage temperature
-
65
+150
°
C
P
D
maximum power dissipation
SO package
T
amb
= +55
°
C
-
0.65
W
SSOP package
T
amb
= +55
°
C
-
1.7
W
Table 6:
Recommended operating conditions
See note
1
.
Symbol
Parameter
Conditions
Min
Max
Unit
V
CC
supply voltage
3.0
3.6
V
V
IH
HIGH-level input voltage
2.0
5.5
V
V
I
input voltage
0
0.8
V
T
amb
ambient temperature
see
Table 7 "DC
characteristics"
and
Table 8 "AC
characteristics"
per device
-
40
+85
°
C
t
r
, t
f
input rise and fall times
V
CC
= 3.3
±
0.3 V
-
100
ns/V
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
7 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
9.
Static characteristics
[1]
Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
Table 7:
DC characteristics
Over recommended operating conditions; voltages are referenced to GND (ground = 0 V). T
amb
= 25
°
C.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
V
IK
input diode voltage
V
CC
= 3.0 V; I
I
=
-
18 mA
-
-
-
1.2
V
V
OH
HIGH-level output voltage
V
CC
= 3.0 V; I
OH
=
-
32 mA
2.0
-
-
V
V
OL
LOW-level output voltage
V
CC
= 3.0 V; I
OL
= 32 mA
-
-
0.5
V
I
LI
input leakage current
V
CC
= 3.6 V; V
I
= GND or 5.5 V
-
-
±
1.0
µ
A
I
LO
output leakage current
V
CC
= 3.6 V; V
O
= 2.5 V
-
15
-
-
150
mA
I
OZ
3-State output OFF-state
current
V
CC
= 3.6 V; V
O
= 3 V
[1]
-
-
±
10
µ
A
I
CC
quiescent supply current
V
CC
= 3.6 V; V
I
= V
CC
or GND; I
O
= 0;
outputs HIGH
-
-
0.3
mA
V
CC
= 3.6 V; V
I
= V
CC
or GND; I
O
= 0;
outputs LOW
-
-
25
mA
V
CC
= 3.6 V; V
I
= V
CC
or GND; I
O
= 0;
outputs disabled
-
-
0.3
mA
C
I
input capacitance
V
CC
= 3.3 V; V
I
= V
CC
or GND;
f = 10 MHz
-
4
-
pF
C
O
output capacitance
V
CC
= 3.3 V; V
O
= V
CC
or GND;
f = 10 MHz
-
6
-
pF
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
8 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
10. Dynamic characteristics
[1]
These data were extracted from characterization material and are not tested at the factory.
[2]
t
PLH(T)
and
t
PHL(T)
are virtually independent of V
CC
.
[3]
t
PLH(V)
and
t
PHL(V)
are virtually independent of temperature.
Table 8:
AC characteristics
GND = 0 V; t
r
= t
f
3.0 ns.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
V
CC
= 3.3 V; T
amb
= 25
°
C
t
PLH
/t
PHL
propagation delay A to Y
n
C
L
= 50 pF; see Figures
5
and
8
3.1
3.6
4.1
ns
t
PZH
/t
PZL
propagation delay OE to Y
n
C
L
= 50 pF; see Figures
6
and
8
1.8
3.8
5.5
ns
t
PHZ
/t
PLZ
propagation delay OE to Y
n
C
L
= 50 pF; see Figures
6
and
8
1.8
4.0
5.9
ns
t
sk(o)
output-to-output skew A to Y
n
C
L
= 50 pF; see Figures
7
and
8
-
0.3
0.5
ns
t
sk(p)
pulse skew A to Y
n
C
L
= 50 pF; see Figures
7
and
8
-
0.2
0.8
ns
t
sk(pr)
part-to-part skew A to Y
n
C
L
= 50 pF; see Figures
7
and
8
-
-
1
ns
t
r
rise time A to Y
n
C
L
= 50 pF; see Figures
5
and
8
-
-
-
ns
t
f
fall time A to Y
n
C
L
= 50 pF; see Figures
5
and
8
-
-
-
ns
V
CC
= 3.3 to 3.6 V; T
amb
= 0
°
C to +70
°
C
t
PLH
/t
PHL
propagation delay A to Y
n
C
L
= 50 pF; see Figures
5
and
8
-
-
-
ns
t
PZH
/t
PZL
propagation delay OE to Y
n
C
L
= 50 pF; see Figures
6
and
8
1.3
-
5.9
ns
t
PHZ
/t
PLZ
propagation delay OE to Y
n
C
L
= 50 pF; see Figures
6
and
8
1.7
-
6.3
ns
t
sk(o)
output-to-output skew A to Y
n
C
L
= 50 pF; see Figures
7
and
8
-
-
0.5
ns
t
sk(p)
pulse skew A to Y
n
C
L
= 50 pF; see Figures
7
and
8
-
-
0.8
ns
t
sk(pr)
part-to-part skew A to Y
n
C
L
= 50 pF; see Figures
7
and
8
-
-
1
ns
t
r
rise time A to Y
n
C
L
= 50 pF; see Figures
5
and
8
-
-
1.5
ns
t
f
fall time A to Y
n
C
L
= 50 pF; see Figures
5
and
8
-
-
1.5
ns
Table 9:
Switching characteristics
Temperature and V
CC
coefficients over recommended operating free-air temperature and V
CC
range; note
1
.
Symbol
Parameter
Conditions
Max
Unit
t
PLH(T)
temperature coefficient of LOW-to-HIGH propagation delay A to Y
n
(average value)
note
2
65
ps/10
°
C
t
PHL(T)
temperature coefficient of HIGH-to-LOW propagation delay A to Y
n
(average value)
note
2
45
ps/10
°
C
t
PLH(V)
V
CC
coefficient of LOW-to-HIGH propagation delay A to Y
n
(average value)
note
3
-
140
ps/100 mV
t
PHL(V)
V
CC
coefficient of HIGH-to-LOW propagation delay A to Y
n
(average value)
note
3
-
120
ps/100 mV
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
9 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
10.1 AC waveforms
Fig 5.
The input (A) to outputs (Y
n
) propagation delays and rise and fall times.
Fig 6.
3-State enable and disable times.
002aaa289
tPHL
1.5 V
2 V
0.8 V
1.5 V
Yn output
A input
3.0 V
0 V
VOH
VOL
tPLH
tr
tf
002aaa290
tPLZ
outputs
disabled
VOL + 0.3 V
output
LOW-to-OFF
OFF-to-LOW
output
HIGH-to-OFF
OFF-to-HIGH
OE input
3 V
VOL
VOH
VCC
1.5 V
0 V
GND
1.5 V
1.5 V
outputs
disabled
outputs
disabled
tPHZ
tPZL
tPZH
VOH
-
0.3 V
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
10 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
(1) Output-to-output skew is the highest values of positive and negative edge skew:
t
sk(o)
= t
PLHn(max)
-
t
PLHn(min)
and t
sk(o)
= t
PHLn(max)
-
t
PHLn(min)
for n = 1 to 10.
(2) Output pulse skew is the highest value of: t
sk(p)
=
|
t
PLHn
-
t
PHLn
|
for n = 1 to 10.
(3) Part-to-part skew t
sk(pr)
represents the positive and negative edge skew between outputs of several devices operating under
identical conditions.
Fig 7.
Calculation of t
sk(o)
, t
sk(p)
, and t
sk(pr)
.
tPLH1
tPHL1
tPLH2
tPHL2
tPLH3
tPHL3
tPLH4
tPHL4
tPLH5
tPHL5
tPLH6
tPHL6
tPLH7
tPHL7
tPLH8
tPHL8
tPLH9
tPHL9
tPLH10
tPHL10
A input
Y1 output
Y2 output
Y3 output
Y4 output
Y5 output
Y6 output
Y7 output
Y8 output
Y9 output
Y10 output
002aaa286
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
11 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Fig 8.
Load circuitry for switching times.
PULSE
GENERATOR
VI
D.U.T.
RT
VO
CL
50 pF
500
500
6 V
open
GND
S1
VCC
TEST
S1
t
PLH
/t
PHL
t
PLZ
/t
PZL
t
PHZ
/t
PZH
open
6 V
GND
002aaa285
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
12 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
11. Package outline
Fig 9.
SO24 package outline (SOT137-1).
UNIT
A
max.
A
1
A
2
A
3
b
p
c
D
(1)
E
(1)
(1)
e
H
E
L
L
p
Q
Z
y
w
v
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
JEDEC
EIAJ
mm
inches
2.65
0.30
0.10
2.45
2.25
0.49
0.36
0.32
0.23
15.6
15.2
7.6
7.4
1.27
10.65
10.00
1.1
1.0
0.9
0.4
8
0
o
o
0.25
0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
1.1
0.4
SOT137-1
X
12
24
w
M
A
A
1
A
2
b
p
D
H
E
L
p
Q
detail X
E
Z
c
L
v
M
A
13
(A )
3
A
y
0.25
075E05
MS-013
pin 1 index
0.10
0.012
0.004
0.096
0.089
0.019
0.014
0.013
0.009
0.61
0.60
0.30
0.29
0.050
1.4
0.055
0.419
0.394
0.043
0.039
0.035
0.016
0.01
0.25
0.01
0.004
0.043
0.016
0.01
e
1
0
5
10 mm
scale
SO24: plastic small outline package; 24 leads; body width 7.5 mm
SOT137-1
97-05-22
99-12-27
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
13 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Fig 10. SSOP24 package outline (SOT340-1).
UNIT
A
1
A
2
A
3
b
p
c
D
(1)
E
(1)
(1)
e
H
E
L
L
p
Q
Z
y
w
v
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
JEDEC
EIAJ
mm
0.21
0.05
1.80
1.65
0.38
0.25
0.20
0.09
8.4
8.0
5.4
5.2
0.65
1.25
7.9
7.6
0.9
0.7
0.8
0.4
8
0
o
o
0.13
0.1
0.2
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.
1.03
0.63
SOT340-1
MO-150
95-02-04
99-12-27
X
w
M
A
A
1
A
2
b
p
D
H
E
L
p
Q
detail X
E
Z
e
c
L
v
M
A
(A )
3
A
1
12
24
13
0.25
y
pin 1 index
0
2.5
5 mm
scale
SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm
SOT340-1
A
max.
2.0
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
14 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
12. Soldering
12.1 Introduction to soldering surface mount packages
This text gives a very brief insight to a complex technology. A more in-depth account
of soldering ICs can be found in our
Data Handbook IC26; Integrated Circuit
Packages (document order number 9398 652 90011).
There is no soldering method that is ideal for all surface mount IC packages. Wave
soldering can still be used for certain surface mount ICs, but it is not suitable for fine
pitch SMDs. In these situations reflow soldering is recommended.
12.2 Reflow soldering
Reflow soldering requires solder paste (a suspension of fine solder particles, flux and
binding agent) to be applied to the printed-circuit board by screen printing, stencilling
or pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example, convection or convection/infrared
heating in a conveyor type oven. Throughput times (preheating, soldering and
cooling) vary between 100 and 200 seconds depending on heating method.
Typical reflow peak temperatures range from 215 to 250
°
C. The top-surface
temperature of the packages should preferable be kept below 220
°
C for thick/large
packages, and below 235
°
C small/thin packages.
12.3 Wave soldering
Conventional single wave soldering is not recommended for surface mount devices
(SMDs) or printed-circuit boards with a high component density, as solder bridging
and non-wetting can present major problems.
To overcome these problems the double-wave soldering method was specifically
developed.
If wave soldering is used the following conditions must be observed for optimal
results:
·
Use a double-wave soldering method comprising a turbulent wave with high
upward pressure followed by a smooth laminar wave.
·
For packages with leads on two sides and a pitch (e):
larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be
parallel to the transport direction of the printed-circuit board;
smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the
transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
·
For packages with leads on four sides, the footprint must be placed at a 45
°
angle
to the transport direction of the printed-circuit board. The footprint must
incorporate solder thieves downstream and at the side corners.
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
Product data
Rev. 01 -- 14 May 2002
15 of 17
9397 750 09791
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
During placement and before soldering, the package must be fixed with a droplet of
adhesive. The adhesive can be applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the adhesive is cured.
Typical dwell time is 4 seconds at 250
°
C. A mildly-activated flux will eliminate the
need for removal of corrosive residues in most applications.
12.4 Manual soldering
Fix the component by first soldering two diagonally-opposite end leads. Use a low
voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time
must be limited to 10 seconds at up to 300
°
C.
When using a dedicated tool, all other leads can be soldered in one operation within
2 to 5 seconds between 270 and 320
°
C.
12.5 Package related soldering information
[1]
For more detailed information on the BGA packages refer to the
(LF)BGA Application Note
(AN01026); order a copy from your Philips Semiconductors sales office.
[2]
All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the
maximum temperature (with respect to time) and body size of the package, there is a risk that internal
or external package cracks may occur due to vaporization of the moisture in them (the so called
popcorn effect). For details, refer to the Drypack information in the
Data Handbook IC26; Integrated
Circuit Packages; Section: Packing Methods.
[3]
These packages are not suitable for wave soldering. On versions with the heatsink on the bottom
side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with
the heatsink on the top side, the solder might be deposited on the heatsink surface.
[4]
If wave soldering is considered, then the package must be placed at a 45
°
angle to the solder wave
direction. The package footprint must incorporate solder thieves downstream and at the side corners.
[5]
Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it
is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
[6]
Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than
0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
13. Revision history
Table 10:
Suitability of surface mount IC packages for wave and reflow soldering
methods
Package
[1]
Soldering method
Wave
Reflow
[2]
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA
not suitable
suitable
HBCC, HBGA, HLQFP, HSQFP, HSOP,
HTQFP, HTSSOP, HVQFN, HVSON, SMS
not suitable
[3]
suitable
PLCC
[4]
, SO, SOJ
suitable
suitable
LQFP, QFP, TQFP
not recommended
[4][5]
suitable
SSOP, TSSOP, VSO
not recommended
[6]
suitable
Table 11:
Revision history
Rev Date
CPCN
Description
01
20020514
-
Product data; initial version. Engineering Change Notice 853-2344 28198.
9397 750 09791
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Product data
Rev. 01 -- 14 May 2002
16 of 17
Contact information
For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.
Fax: +31 40 27 24825
14. Data sheet status
[1]
Please consult the most recently issued data sheet before initiating or completing a design.
[2]
The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
15. Definitions
Short-form specification -- The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition -- Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC 60134). Stress above one or
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those given in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information -- Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
16. Disclaimers
Life support -- These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Right to make changes -- Philips Semiconductors reserves the right to
make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve
design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
licence or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are
free from patent, copyright, or mask work right infringement, unless otherwise
specified.
Data sheet status
[1]
Product status
[2]
Definition
Objective data
Development
This data sheet contains data from the objective specification for product development. Philips Semiconductors
reserves the right to change the specification in any manner without notice.
Preliminary data
Qualification
This data sheet contains data from the preliminary specification. Supplementary data will be published at a
later date. Philips Semiconductors reserves the right to change the specification without notice, in order to
improve the design and supply the best possible product.
Product data
Production
This data sheet contains data from the product specification. Philips Semiconductors reserves the right to
make changes at any time in order to improve the design, manufacturing and supply. Changes will be
communicated according to the Customer Product/Process Change Notification (CPCN) procedure
SNW-SQ-650A.
© Koninklijke Philips Electronics N.V. 2002.
Printed in the U.S.A
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner.
The information presented in this document does not form part of any quotation or
contract, is believed to be accurate and reliable and may be changed without notice. No
liability will be accepted by the publisher for any consequence of its use. Publication
thereof does not convey nor imply any license under patent- or other industrial or
intellectual property rights.
Date of release: 14 May 2002
Document order number: 9397 750 09791
Contents
Philips Semiconductors
PCK351
1:10 clock distribution device with 3-State outputs
1
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
3
Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
4
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
5
Pinning information . . . . . . . . . . . . . . . . . . . . . . 3
5.1
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
5.2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
6
Functional description . . . . . . . . . . . . . . . . . . . 4
6.1
Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6.2
Logic symbol. . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6.3
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 6
8
Recommended operating conditions. . . . . . . . 6
9
Static characteristics. . . . . . . . . . . . . . . . . . . . . 7
10
Dynamic characteristics . . . . . . . . . . . . . . . . . . 8
10.1
AC waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . 9
11
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
12
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
12.1
Introduction to soldering surface mount
packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
12.2
Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 14
12.3
Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 14
12.4
Manual soldering . . . . . . . . . . . . . . . . . . . . . . 15
12.5
Package related soldering information . . . . . . 15
13
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 15
14
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 16
15
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
16
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
PDF 
ZIP