5-557

FAST AND LS TTL DATA

QUAD 2-PORT REGISTER

The SN54 / 74LS398 and SN54 / 74LS399 are Quad 2-Port Registers. They

are the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit
edge-triggered register. A Common Select input selects between two 4-bit in-
put ports (data sources). The selected data is transferred to the output register
on the LOW-to-HIGH transition of the Clock input. The SN54/ 74LS398 fea-
tures both Q and Q inputs, while the SN54 / 74LS399 has only Q outputs.

Select From Two Data Sources

Fully Positive Edge-Triggered Operation

Both True and Complemented Outputs on SN54/ 74LS398

Input Clamp Diodes Limit High-Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)

VCC

Qd Qd Iod I1d

I0c

I1c

Qa Qa I0a I1a I1b I0b Qb

Qb GND

Qc CP

VCC = PIN 20

GND = PIN 10

SN54 / 74LS398

VCC

I0d

I1d

I1c

I0c

I0a

I1a

I1b I0b

Qb GND

VCC = PIN 16

GND = PIN 8

SN54 / 74LS399

PIN NAMES

LOADING (Note a)

HIGH

LOW

Common Select Input

0.5 U.L.

0.25 U.L.

Clock (Active HIGH Going Edge) Input

0.5 U.L.

0.25 U.L.

I0a I0d Data Inputs From Source 0

0.5 U.L.

0.25 U.L.

I1a I0d Data Inputs From Source 1

0.5 U.L.

0.25 U.L.

Qa Qd

10 U.L.

5 (2.5) U.L.

Qa Qd

10 U.L.

5 (2.5) U.L.

NOTES:
a) 1 TTL Unit Load (U.L.) = 40

A HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial

(74) Temperature Ranges.

SN54/74LS398
SN54/74LS399

QUAD 2-PORT REGISTER

LOW POWER SCHOTTKY

ORDERING INFORMATION

SN54LSXXXJ

Ceramic

SN74LSXXXN

Plastic

SN74LSXXXDW SOIC
SN74LSXXXD

SOIC

J SUFFIX

CERAMIC

CASE 620-09

N SUFFIX

PLASTIC

CASE 648-08

D SUFFIX

SOIC

CASE 751B-03

J SUFFIX

CERAMIC

CASE 732-03

N SUFFIX

PLASTIC

CASE 738-03

DW SUFFIX

SOIC

CASE 751D-03

5-558

FAST AND LS TTL DATA

SN54/74LS398

SN54/74LS399

FUNCTIONAL BLOCK DIAGRAM

IOA

IIA

IOB

IIB

IOC

IIC

IOD

IID

* SN54 / 74LS398 only

FUNCTIONAL DESCRIPTION

The SN54 / 74LS398 and SN54 / 74LS399 are high-speed

Quad 2-Port Registers. They select four bits of data from two
sources (Ports) under the control of a common Select Input
(S). The selected data is transferred to a 4-Bit Output Register
synchronous with the LOW-to-HIGH transition of the Clock in-

put (CP). The 4-Bit RS type output register is fully edge-trig-
gered. The Data inputs (I) and Select inputs (S) must be stable
only a setup time prior to and hold time after the LOW-to-HIGH
transition of the Clock input for predictable operation. The
SN54 / 74LS398 has both Q and Q Outputs available.

FUNCTION TABLE

INPUTS

OUTPUTS

*SN54 / 74LS398 only

I = LOW Voltage Level one setup time pior to the LOW-to-HIGH clock transition
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
L = LOW Voltage Level
H = HIGH Voltage Level
X = Immaterial

5-559

FAST AND LS TTL DATA

SN54/74LS398

SN54/74LS399

GUARANTEED OPERATING RANGES

Symbol

Parameter

Min

Typ

Max

Unit

VCC

Supply Voltage

54
74

4.5

4.75

5.0
5.0

5.5

5.25

Operating Ambient Temperature Range

54
74

25
25

125

IOH

Output Current -- High

54, 74

0.4

IOL

Output Current -- Low

54
74

4.0
8.0

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

(unless otherwise specified)

Symbol

Parameter

Limits

Unit

Test Conditions

Symbol

Parameter

Min

Typ

Max

Unit

Test Conditions

VIH

Input HIGH Voltage

2.0

Guaranteed Input HIGH Voltage for
All Inputs

VIL

Input LOW Voltage

0.7

Guaranteed Input LOW Voltage for
All Inputs

VIL

Input LOW Voltage

0.8

Guaranteed Input LOW Voltage for
All Inputs

VIK

Input Clamp Diode Voltage

0.65

1.5

VCC = MIN, IIN = 18 mA

VOH

Output HIGH Voltage

2.5

3.5

VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table

VOH

Output HIGH Voltage

2.7

3.5

VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table

VOL

Output LOW Voltage

54, 74

0.25

0.4

IOL = 4.0 mA

VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table

VOL

Output LOW Voltage

0.35

0.5

IOL = 8.0 mA

VIN = VIL or VIH
per Truth Table

IIH

Input HIGH Current

VCC = MAX, VIN = 2.7 V

IIH

Input HIGH Current

0.1

VCC = MAX, VIN = 7.0 V

IIL

Input LOW Current

0.4

VCC = MAX, VIN = 0.4 V

IOS

Short Circuit Current (Note 1)

100

VCC = MAX

ICC

Power Supply Current

VCC = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

(TA = 25

C, VCC = 5.0 V)

Symbol

Parameter

Limits

Unit

Test Conditions

Symbol

Parameter

Min

Typ

Max

Unit

Test Conditions

tPLH
tPHL

Propagation Delay,
Clock to Output Q

18
21

27
32

VCC = 5.0 V

CL = 15 pF

5-560

FAST AND LS TTL DATA

SN54/74LS398

SN54/74LS399

AC SETUP REQUIREMENTS

(TA = 25

Symbol

Parameter

Limits

Unit

Test Conditions

Symbol

Parameter

Min

Typ

Max

Unit

Test Conditions

Clock Pulse Width

VCC = 5.0 V

Data Setup Time

VCC = 5.0 V

Select Setup Time

VCC = 5.0 V

Hold Time, Any Input

DEFINITIONS OF TERMS

SETUP TIME(ts) -- is defined as the minimum time required
for the correct logic level to be present at the logic input prior to
the clock transition from LOW-to-HIGH in order to be recog-
nized and transferred to the outputs.

HOLD TIME(th) -- is defined as the minimum time following

the clock transition from LOW-to-HIGH that the logic level
must be maintained at the input in order to ensure continued
recognition. A negative Hold Time indicates that the correct
logic level may be released prior to the clock transition from
LOW-to-HIGH and still be recognized.

1.3 V

AC WAVEFORMS

Figure 1

Figure 2

Figure 3

*The shaded areas indicate when the input is permitted to change for predictable output performance.

I0 I1 *

1.3 V

Q or Q

Q = I0

Q = I1

ts(L)

th(L)

tPHL

tPLH

th(H)

ts(L)

ts(H)

th(L) = 0

th(H) = 0

tPHL

tPLH

tPHL

tW(H)

ts(H)

tW(L)

5-561

FAST AND LS TTL DATA

MIN

MAX

MILLIMETERS

INCHES

DIM

9.80

3.80

1.35

0.35

0.40

0.19

0.10

5.80

0.25

10.00

4.00

1.75

0.49

1.25

0.25

6.20

0.50

0.386

0.150

0.054

0.014

0.016

0.008

0.004

0.229

0.010

0.393

0.157

0.068

0.019

0.049

0.009

0.244

0.019

1.27 BSC

0.050 BSC

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSION A AND B DO NOT INCLUDE MOLD

PROTRUSION.

4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)

PER SIDE.

5. 751B 01 IS OBSOLETE, NEW STANDARD

751B 03.

-A-

-B-

16 PL

-T-

R X 45

8 PL

SEATING

PLANE

Case 751B-03 D Suffix

16-Pin Plastic

SO-16

0.25 (0.010)

Case 648-08 N Suffix

16-Pin Plastic

MIN

MAX

MILLIMETERS

INCHES

DIM

18.80

6.35

3.69

0.39

1.02

0.21

2.80

7.50

0.51

19.55

6.85

4.44

0.53

1.77

0.38

3.30

7.74

1.01

0.740

0.250

0.145

0.015

0.040

0.008

0.110

0.295

0.020

0.770

0.270

0.175

0.021

0.070

0.015

0.130

0.305

0.040

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION L" TO CENTER OF LEADS WHEN

FORMED PARALLEL.

4. DIMENSION B" DOES NOT INCLUDE MOLD

FLASH.

5. ROUNDED CORNERS OPTIONAL.

6. 648 01 THRU 07 OBSOLETE, NEW STANDARD

648 08.

2.54 BSC

1.27 BSC

0.100 BSC

0.050 BSC

-A-

16 PL

-T-

SEATING

PLANE

T A

0.25 (0.010)

Case 620-09 J Suffix

16-Pin Ceramic Dual In-Line

MIN

MAX

MILLIMETERS

INCHES

DIM

19.05

6.10

0.39

1.40

0.23

0.39

19.55

7.36

4.19

0.53

1.77

0.27

5.08

0.88

0.750

0.240

0.015

0.055

0.009

0.015

0.770

0.290

0.165

0.021

0.070

0.011

0.200

0.035

1.27 BSC

2.54 BSC

7.62 BSC

0.050 BSC

0.100 BSC

0.300 BSC

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION L TO CENTER OF LEAD WHEN

FORMED PARALLEL.

4. DIM F MAY NARROW TO 0.76 (0.030) WHERE

THE LEAD ENTERS THE CERAMIC BODY.

5. 620 01 THRU 08 OBSOLETE, NEW STANDARD

620 09.

-B-

-A-

16 PL

-T-

SEATING

PLANE

16 PL

0.25 (0.010)

T A

0.25 (0.010)

T B

5-562

FAST AND LS TTL DATA

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,
and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different
applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in
systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola and

are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

Part Number SN54/74LS398