s
Max. propagation delay of 800ps
s
Enable to Output max. of 950ps
s
I
EE
min. of 60mA
s
Extended supply voltage option:
V
EE
= 4.2V to 5.5V
s
Voltage and temperature compensation for
improved noise immunity
s
Internal 75K
input pull-down resistors
s
50% faster than Fairchild 300K
s
Function and pinout compatible with Fairchild F100K
s
Available in 24-pin CERPACK and 28-pin PLCC
packages
FEATURES
DESCRIPTION
The SY100S313 offers four drivers with two OR and two
NOR outputs, designed for use in high-performance ECL
systems. The four drivers are controlled by a common
Enable signal which is buffered to minimize input loading.
If the D inputs are not used, the Enable signal can be used
to drive sixteen 50
lines. All inputs have 75K
pulldown
resistors and all outputs are buffered.
BLOCK DIAGRAM
QUAD DRIVER
O
2a
D
a
D
b
D
c
D
d
E
O
1a
O
2a
O
1a
O
2b
O
1b
O
2b
O
1b
O
2c
O
1c
O
2c
O
1c
O
2d
O
1d
O
2d
O
1d
PIN CONFIGURATIONS
D
d
D
c
E
V
EE
D
b
D
a
O
1a
O
2a
O
1a
O
2a
O
1b
O
2b
O
1d
O
1d
O
2c
O
2d
O
1c
O
2d
18
17
16
15
14
13
1
2
3
4
5
6
7
24
8
23
9
22
10
21
11
20
12
19
Top View
Flatpack
F24-1
V
CC
V
CCA
O
1c
O
1b
O
2c
O
2b
SY100S313
Rev.: G
Amendment: /0
Issue Date:
July, 1999
Pin
Function
D
a
D
d
Data Inputs (n-1...5)
E
Enable Input
O
na
O
nd
Data Outputs
O
na
O
nd
Complementary Data Outputs
V
EES
V
EE
Substrate
V
CCA
V
CCO
for ECL Outputs
PIN NAMES
O
2b
V
CCA
V
CC
V
CC
D
a
V
EE
E
D
b
D
c
V
EES
4
3
2
1
28
27
12
13
14
15
16
17
19
11
20
10
21
9
22
8
23
7
24
6
Top View
PLCC
J28-1
O
2c
D
d
26
18
25
5
O
1b
O
1a
O
2a
O
a
V
EES
O
2b
O
1b
O
2a
O
1c
O
1d
V
EES
O
2d
o
1d
O
2c
O
2d
O
1c
1
2
SY100S313
Micrel
T
A
= 0
°
C
T
A
= +25
°
C
T
A
= +85
°
C
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Condition
t
PLH
Propagation Delay
200
850
200
850
200
850
ps
t
PHL
Data to Output
t
PLH
Propagation Delay
300
1000
300
1000
300
1000
ps
t
PHL
Enable to Output
t
TLH
Transition Time
300
900
300
900
300
900
ps
t
THL
20% to 80%, 80% to 20%
LOGIC EQUATION
O = D + E
O = D + E
DC ELECTRICAL CHARACTERISTICS
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
Symbol
Parameter
Min.
Typ.
Max.
Unit
Condition
I
IH
Input HIGH Current, All Inputs
--
--
200
µ
A
V
IN
= V
IH
(Max.)
I
EE
Power Supply Current
60
43
20
mA
Inputs Open
AC ELECTRICAL CHARACTERISTICS
CERPACK
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
PLCC
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
T
A
= 0
°
C
T
A
= +25
°
C
T
A
= +85
°
C
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Condition
t
PLH
Propagation Delay
200
800
200
800
200
800
ps
t
PHL
Data to Output
t
PLH
Propagation Delay
300
950
300
950
300
950
ps
t
PHL
Enable to Output
t
TLH
Transition Time
300
900
300
900
300
900
ps
t
THL
20% to 80%, 80% to 20%
3
SY100S313
Micrel
TIMING DIAGRAM
Propagation Delay and Transition Times
PRODUCT ORDERING CODE
Ordering
Package
Operating
Code
Type
Range
SY100S313FC
F24-1
Commercial
SY100S313JC
J28-1
Commercial
SY100S313JCTR
J28-1
Commercial
20%
80%
OUTPUT
INPUT
50%
t
PLH
t
PHL
50%
20%
80%
50%
t
PHL
t
PLH
t
TLH
t
THL
TRUE
COMPLEMENT
0.7
±
0.1 ns
0.7
±
0.1 ns
0.95V
1.69V
NOTE:
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
5
SY100S313
Micrel
28 LEAD PLCC (J28-1)
Rev. 03
MICREL-SYNERGY
3250 SCOTT BOULEVARD
SANTA CLARA
CA 95054
USA
TEL
+ 1 (408) 980-9191
FAX
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
PDF 
ZIP