ChipFind - Datasheet

Part Number LXP600A

Download:  PDF   ZIP

Document Outline

L1
çðì
ì
ë
ê
é
è
ç
æ
å
ä
ìí
ìì
ìë
ìê
ìé
ìè
/;7çíí %ORFN 'LDJUDP
CLKI
SEL
HFO
CLKO
Analog
Phase-Locked
Loop
Feedback
Divider
Frequency
Converter
Output Divider
Frame Sync
Generator
FSO
FSI
/;3çíí$ñ /;3çíë DQG /;3çíé
/RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
'$7$ 6+((7
$35,/ ìääç
5HYLVLRQ íïí
*HQHUDO 'HVFULSWLRQ
7KH /;3çíí$ñ /;3çíë DQG /;3çíé &ORFN $GDSWHUV
õ&/$'Vô LQFRUSRUDWH /HYHO 2QH©V SDWHQWHG IUHTXHQF\ FRQð
YHUVLRQ FLUFXLWU\ï 7KH /;3çíí$ DQG /;3çíë FRQYHUW D
ìïèéé 0+] LQSXW FORFN WR D ëïíéå 0+] RXWSXW FORFNñ RU
YLFH YHUVDï 7KH /;3çíé FRQYHUWV EHWZHHQ ìïèéé 0+] DQG
éïíäç 0+]ï (DFK &/$' SURGXFHV WZR GLIIHUHQW KLJK IUHð
TXHQF\ RXWSXW õ+)2ô FORFNV IRU DSSOLFDWLRQV ZKLFK UHTXLUH
D KLJKHUðWKDQðEDXG UDWH EDFNSODQH RU V\VWHP FORFNï
/HYHO 2QH©V SDWHQWHG ORFNLQJ PHWKRG HQDEOHV WKH &/$' WR
SHUIRUP IUHTXHQF\ FRQYHUVLRQ ZLWK QR H[WHUQDO FRPSRð
QHQWVñ ZKLOH JHQHUDWLQJ YHU\ OLWWOH MLWWHU RQ WKH RXWSXW FORFNï
7KH FRQYHUVLRQ LV GLJLWDOO\ FRQWUROOHG VR WKH RXWSXW FORFN
õ&/.2ô LV DV DFFXUDWH DV WKH LQSXW FORFN õ&/.,ôñ DQG WKH
WZR FORFNV DUH IUHTXHQF\ðORFNHG WRJHWKHUï :KHQ DQ LQSXW
IUDPH V\QF SXOVH õ)6,ô LV SURYLGHGñ WKH &/$' DOVR SKDVHð
ORFNV &/., DQG &/.2 WRJHWKHUñ DQG ORFNV WKH RXWSXW
IUDPH V\QF SXOVH õFSOô WR çííï
)UHTXHQF\ &RQYHUVLRQ
)HDWXUHV
*HQHUDWHV D ìïèéé 0+] FORFN DQG LWV IUDPH V\QF IURP D
ëïíéå 0+] RU éïíäç 0+] FORFN DQG LWV IUDPH V\QFñ RU
YLFH YHUVD
/RZ RXWSXW MLWWHU PHHWV $7÷7 3XEOLFDWLRQ çëéìì IRU
ìïèéé 0+]ñ DQG ,78 5HFRPPHQGDWLRQ *ïåëê IRU ëïíéå
0+]
'LJLWDO FRQWURO RI IUHTXHQF\ FRQYHUVLRQ SURFHVV
1R H[WHUQDO FRPSRQHQWV
$YDLODEOH LQ åðSLQ SODVWLF ',3
3LQðVHOHFWDEOH RSHUDWLRQ PRGH
$GYDQFHG &026 GHYLFH UHTXLUHV RQO\ D VLQJOH òè 9
SRZHU VXSSO\
$SSOLFDWLRQV
,QWHUQDO WLPLQJ V\VWHP IRU &KDQQHO %DQNVñ 'LJLWDO
/RRS &DUULHUVñ 0XOWLSOH[HUVñ ,QWHUQDO 7LPLQJ *HQHUDð
WRUVñ 3%;ñ HWFï
&RQYHUVLRQ EHWZHHQ ëïíéå 0+] RU éïíäç 0+] EDFNð
SODQH UDWHV DQG ìïèéé 0+] 7ì FORFN UDWH
&RQYHUVLRQ EHWZHHQ 1RUWK $PHULFDQ DQG ,QWHUQDWLRQð
DO VWDQGDUGV õ7ìî(ì &RQYHUWHUô
&/$'
&/.,
&/.2
+)2
/;3çíí$
ìïèéé
ëïíéå
ëïíéå
ìïèéé
çïìéé
çïìæå
/;3çíë
ìïèéé
ëïíéå
ëïíéå
ìïèéé
åïìäë
çïìæç
/;3çíé
ìïèéé
éïíäç
éïíäç
ìïèéé
åïìäë
çïìæç
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
çðë
L1
)LJXUH ìã /;7çíí 3LQ $VVLJQPHQWV
7DEOH ìã 3LQ 'HVFULSWLRQV
3LQ ú
6\P
,î2
'HVFULSWLRQ
ì
)62
2
Frame Sync Output. Frame synchronization output at 8 kHz. FSO is synced to CLKO
and to FSI (if FSI is provided).
ë
+)2
2
High Frequency Output
ï HFO is used to derive CLKO. HFO can also clock external
devices. HFO is always a multiple of CLKO (CLKO x2, x3, or x4).
Actual frequencies are determined by device, CLKI and CLKO frequencies and Mode
Select (SEL) input, as listed in Table 2.
ê
&/.,
,
Clock Input
ï Input clock (1.544, 2.048 or 4.096 MHz) to be converted.
é
&/.2
2
Clock Output
ï Output clock (1.544, 2.048 or 4.096 MHz) derived from CLKI.
è
*1'
¤
Ground
ï
ç
6(/
,
Mode Select. controls frequency conversion as listed in Table 2.
When SEL = High, higher frequency CLKI (2.048 for LXP600A and LXP602, or 4.096
MHz for LXP604) is converted to 1.544 MHz CLKO.
When SEL = Low, 1.544 MHz CLKI is converted to higher frequency CLKO (2.048 for
LXP600A and LXP602, or 4.096 MHz for LXP604).
æ
FSI
,
Frame Sync Input
ï 8 kHz frame synchronization pulse. Tie High or Low if not used.
å
9&&
¤
Power Supply
ï +5 V power supply input.
FSO
+)2
&/.,
&/.2
å
æ
ç
è
ì
ë
ê
é
9&&
FSI
6(/
*1'
/;3çíí$1(ñ
/;3çíë1(ñ
/;3çíé1(
çðê
)XQFWLRQDO 'HVFULSWLRQ
L1
)81&7,21$/ '(6&5,37,21
7KH &/$'V FRQYHUW DQ LQSXW FORFN õ&/.,ô DW D SDUWLFXODU
IUHTXHQF\ WR DQ RXWSXW FORFN õ&/.2ô DW D GLIIHUHQW IUHð
TXHQF\ï 7KH\ DOVR SURGXFH D IUDPH V\QF RXWSXW õFSOô DQG
D KLJK IUHTXHQF\ RXWSXW õ+)2ô FORFNï 7KH +)2 LV D PXOð
WLSOH õë[ñ ê[ñ RU é[ô RI &/.2ï 7KH +)2 DQG &/.,î&/.2
FRQYHUVLRQ IUHTXHQFLHV DUH GLIIHUHQW IRU HDFK GHYLFHñ DQG
FRQWUROOHG E\ WKH 0RGH 6HOHFW LQSXW DV OLVWHG LQ 7DEOH ëï
7KH /;3çíí$ DQG /;3çíë FRQYHUW EHWZHHQ ìïèéé 0+]
DQG ëïíéå 0+]ï :KHQ FRQYHUWLQJ IURP ëïíéå 0+] WR
ìïèéé 0+]ñ ERWK &/$'V SURGXFH D çïìæç 0+] +)2ï
+RZHYHUñ ZKHQ FRQYHUWLQJ IURP ìïèéé 0+] WR ëïíéå
0+]ñ WKH /;3çíí$ SURGXFHV D çïìéé 0+] +)2 DQG WKH
/;3çíë SURGXFHV DQ åïìäë 0+] +)2ï
7KH /;3çíé FRQYHUWV EHWZHHQ ìïèéé 0+] DQG éïíäç
0+]ï :KHQ FRQYHUWLQJ IURP éïíäç WR ìïèéé 0+] WKH
/;3çíé +)2 LV çïìæçï :KHQ FRQYHUWLQJ IURP ìïèéé 0+]
WR éïíäç 0+]ñ WKH /;3çíé SURGXFHV DQ åïìäë 0+] +)2ï
0RGH 6HOHFW
7KH 0RGH 6HOHFW õ6(/ô LQSXW FRQWUROV ZKHWKHU WKH GHYLFH
FRQYHUWV WR D KLJKHU RU ORZHU IUHTXHQF\ DV GHVFULEHG EHORZã
ëïíéå RU éïíäç WR ìïèéé 0+]ã 7R SURGXFH D
ìïèéé 0+] RXWSXW FORFN IURP D ëïíéå 0+] RU
éïíäç 0+] LQSXW FORFNñ 6(/ PXVW EH VHW +LJKï ,Q WKLV
PRGH +)2 çïìæç 0+] IRU DOO &/$'Vï
ìïèéé WR ëïíéå 0+] RU éïíäç 0+]ã 7R SURGXFH D
ëïíéå 0+] RU éïíäç 0+] RXWSXW FORFN IURP D ìïèéé
0+] LQSXW FORFNñ 6(/ PXVW EH VHW /RZï ,Q WKLV PRGH
WKH /;3çíí$ +)2 çïìéé 0+]ñ DQG WKH /;3çíë
DQG /;3çíé +)2 åïìäë 0+]ï
,Q ERWK IUHTXHQF\ PRGHVñ &/.2 LV IUHTXHQF\ðORFNHG WR
&/.,ï :KHQ FSI LV DSSOLHGñ &/.2 DQG &/., DUH DOVR
SKDVHð ORFNHG ZLWK FSO DQG FSI V\QFKURQL]HGï 5HIHU WR
7HVW 6SHFLILFDWLRQV IRU GHWDLOHG WLPLQJï
:KHQ FSI LV ILUVW DVVHUWHGñ WKH &/., DQG &/.2 ULVLQJ
HGJHV ZLOO EH DOLJQHG ZLWKLQ D PD[LPXP RI èíí PVï
,I FSI LV QRW SURYLGHGñ SLQ æ VKRXOG EH WLHG +LJK RU /RZï
&/.2 DQG FSO DUH VWLOO JHQHUDWHG ZLWK WKH &/.2 IUHð
TXHQF\ðORFNHG WR &/.,ï
2XWSXW -LWWHU
ëïíéå 0+] RU éïíäç 0+] WR ìïèéé
0+]
,Q WKLV PRGH RI RSHUDWLRQñ WKH &/$'V PHHW WKH RXWSXW MLWWHU
UHTXLUHPHQWV RI $7÷7 3XEOLFDWLRQ çëéììï :KHQ WKHUH LV
QR MLWWHU RQ LQSXW FORFN &/.,ñ WKH PD[LPXP MLWWHU RQ
&/.2 LV íïíëí 8, SS ZLWK QR EDQGOLPLWLQJñ íïíìí 8, SS
RYHU WKH UDQJH RI ìí +] WR éí N+]ñ DQG íïíìë 8, SS LQ WKH
å ð éí N+] EDQGï
ìïèéé 0+] WR ëïíéå 0+] RU éïíäç
0+]
,Q WKLV PRGH RI RSHUDWLRQñ WKH &/$'V PHHW WKH RXWSXW MLWWHU
UHTXLUHPHQWV RI &&,77 5HFRPPHQGDWLRQ *ïåëêï :KHQ
WKHUH LV QR MLWWHU RQ LQSXW FORFN &/.,ñ WKH PD[LPXP MLWWHU
RQ &/.2 LV íïíêè 8, SS RYHU WKH UDQJH RI ëí +] WR
ìíí N+]ñ DQG íïíëè 8, SS LQ WKH ìå ð ìíí N+] EDQGï
-LWWHU 7UDQVIHU
7KH &/$'V DUH VHQVLWLYH WR MLWWHU RQ WKH LQSXW FORFN LQ FHUð
WDLQ IUHTXHQF\ EDQGVï 7KH MLWWHU WUDQVIHU FXUYH LV GHWHUð
PLQHG E\ WKH IUHTXHQF\ DQG DPSOLWXGH RI WKH LQSXW MLWWHUï
7HVW 6SHFLILFDWLRQ )LJXUHV é DQG è VKRZ QRPLQDO MLWWHU
WUDQVIHU PHDVXUHG LQ QDQRVHFRQGVï 7KHVH ILJXUHV JUDSK
RXWSXW MLWWHU õOHVV LQWULQVLF MLWWHUô GLYLGHG E\ LQSXW MLWWHU
õíïëè 8,ôï -LWWHU WUDQVIHU IURP D ëïíéå 0+] &/., WR D
ìïèéé 0+] &/.2 LV VKRZQ LQ )LJXUH éï ,Q WKLV PRGHñ MLWWHU
LQ WKH FULWLFDO å N+] EDQG LV VOLJKWO\ DWWHQXDWHG ZKLOH MLWWHU
LQ WKH ìå ð æí N+] EDQG LV WUDQVIHUUHG ZLWK D VPDOO QHW JDLQï
-LWWHU WUDQVIHU IURP D ìïèéé 0+] &/., WR D ëïíéå 0+]
&/.2 LV VKRZQ LQ )LJXUH èï ,Q ERWK PRGHVñ ZLWK DQ LQSXW
MLWWHU OHYHO RI íïëè 8,ñ MLWWHU WUDQVIHU LV KHOG EHORZ D QHW JDLQ
RI ìïììíï
õ-LWWHU WUDQVIHU YDULHV ZLWK LQSXW MLWWHUï 3HUIRUPDQFH LQ D
VSHFLILF DSSOLFDWLRQ VKRXOG EH YHULILHG LQ WKH DFWXDO FLUð
FXLWïô
7DEOH ëã &/$' )UHTXHQF\ &RQYHUVLRQV
&/$'
&/.,
&/.2
+)2
6(/
/;3çíí$
ìïèéé
ëïíéå
ëïíéå
ìïèéé
çïìéé
çïìæå
í
ì
/;3çíë
ìïèéé
ëïíéå
ëïíéå
ìïèéé
åïìäë
çïìæç
í
ì
/;3çíé
ìïèéé
éïíäç
éïíäç
ìïèéé
åïìäë
çïìæç
í
ì
çðé
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
L1
$33/,&$7,21 ,1)250$7,21
3RZHUðXS
Standard CMOS device precautions apply to the CLAD.
Inputs must be applied either simultaneously with or after
the power supply VCC. CLAD input signals include
CLKI, FSI and SEL.
7KH &/$' LQWHUQDO FLUFXLWU\ WDNHV D
PD[LPXP RI ëíí PV WR VWDELOL]Hï 7KHUH LV DQ DGGLWLRQDO
GHOD\ RI èíí PV PD[LPXP IRU &/.2 WR EH SKDVHðORFNHG WR
WKH LQFRPLQJ FORFN &/., GXULQJ IUDPH V\QFKURQL]DWLRQ
)6,ï
)LJXUH ëã
Typical TP to Coax Adapter Application Circuit
å N+]
å N+]
çïìæç 0+]
ëïíéå RU
éïíäç 0+]
7Rî)URP
6\VWHP
%DFNSODQH
)URP )6, *HQHUDWRU &LUFXLW
õ6HH )LJXUH êô
*1'
9&&
6(/
&/.2
)6,
)62
+)2
&/.,
/;3çí[
&/$'
íïì
µ
)
òè9
ìïèéé 0+]
7&/.
7326
71(*
51(*
5326
5&/.
7ì î (6)
)5$0(5
&/.,
9&&
*1'
6(/
&/.2
+)2
)62
)6,
/;3çí[
&/$'
ëïíéå RU
éïíäç 0+]
å N+]
å N+]
çïìéé RU
åïìäë 0+]
7Rî)URP
6\VWHP
%DFNSODQH
)URP )6,
*HQHUDWRU
&LUFXLW
õ6HH )LJXUH êô
ìïèéé
0+]
íïì
µ
)
òè9
7&/.
7326
71(*
51(*
5326
5&/.
/;7êíé$
75$16&(,9(5
%$&.
3/$1
(
$SSOLFDWLRQ ,QIRUPDWLRQ
çðè
L1
3RZHU 6XSSO\ 'HFRXSOLQJ DQG
)LOWHULQJ
7KH &/$'V DUH GHVLJQHG WR PHHW $7÷7 3XEOLFDWLRQ
çëéìì VSHFLILFDWLRQV IRU MLWWHU LQ WKH UDQJH IURP ìí +] WR
ìíí N+]ï 3URSHU SRZHU VXSSO\ GHFRXSOLQJ LV FULWLFDO IRU
PHHWLQJ WKHVH VSHFLILFDWLRQVï $V VKRZQ LQ )LJXUH ëñ D W\Sð
LFDO DSSOLFDWLRQ ZLWK D SDLU RI &/$'V IRU EDFNSODQH IUHð
TXHQF\ FRQYHUVLRQñ D VWDQGDUG íïì ") E\SDVV FDSDFLWRU LV
UHFRPPHQGHGï
7KH &/$'V DUH PRQROLWKLF VLOLFRQ GHYLFHV ZKLFK LQFRUSRð
UDWH ERWK DQDORJ DQG GLJLWDO FLUFXLWVï &/$' DSSOLFDWLRQ FLUð
FXLW GHVLJQ PD\ UHTXLUH FORVHU DWWHQWLRQ WR SRZHU VXSSO\
ILOWHULQJ DQG E\SDVVLQJ WKDQ UHTXLUHG IRU VWULFWO\ GLJLWDO
GHYLFHVï
6ZLWFKLQJ SRZHU VXSSOLHV ZKLFK RSHUDWH EHORZ ìíí N+]
PD\ SURGXFH QRLVH VSLNHV ZKLFK FDQ DIIHFW WKH DQDORJ VHFð
WLRQV RI WKH &/$'ï 7KHVH VSLNHV VKRXOG EH ILOWHUHG ZLWK
DQ 5& QHWZRUN DW WKH &/$' 9&& SLQï
)UDPH 6\QF *HQHUDWLRQ
$ IUDPH V\QF SXOVH LV UHTXLUHG WR V\QFKURQL]H WKH LQSXW DQG
RXWSXW FORFNVï ,I D IUDPH V\QF SXOVH LV QRW SURYLGHG RQ WKH
EDFNSODQHñ RQH FDQ EH JHQHUDWHG IURP WKH H[LVWLQJ ëïíéå
0+] EDFNSODQH FORFNï $ W\SLFDO )6, JHQHUDWLRQ FLUFXLW LV
VKRZQ LQ )LJXUH êï
)LJXUH êã
Frame Sync (FSI) Generation Circuit
&/.
7
3
5LSSOH
&DUU\
LD
CL
/6ìçê
%LQDU\ &WU
&/.
7
3
5LSSOH
&DUU\
LD
CL
/6ìçê
%LQDU\ &WU
CL
PR
D
CLK
Q
Q
LS74
System Frame
Sync Output
FSI to CLAD
2.048 MHz
System
Clock
+5V