1
DS04-21357-2E
FUJITSU SEMICONDUCTOR
DATA SHEET
ASSP
Dual Serial Input
PLL Frequency Synthesizer
MB15F03SL
s
DESCRIPTION
The Fujitsu MB15F03SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1750 MHz and a
600 MHz prescalers. The 1750 MHz prescaler, and 600 MHz prescaler have a dual modulus division ratio of 64/65
or 128/129 and 8/9 or 16/17 enabling pulse swallow operation.
The supply voltage range is between 2.4 V and 3.6 V.
The MB15F03SL uses the latest BiCMOS process. As a result, the supply current is typically 3.5 mA at 2.7 V. A
refined charge pump supplies a well-balanced output current of 1.5 mA or 6 mA. The charge pump current is selectable
by serial data.
MB15F03SL is ideally suited for wireless mobile communications, such as GSM and PDC.
s
FEATURES
· High frequency operation: RF synthesizer: 1750 MHz max
IF synthesizer: 600 MHz max
· Low power supply voltage: V
CC
= 2.4 to 3.6 V
· Ultra Low power supply current: I
CC
= 3.5 mA typ. (V
CC
= 2.7 V, Ta = +25
°
C, in IF, RF locking state)
I
CC
= 4.0 mA typ. (V
CC
= 3.0 V, Ta = +25
°
C, in IF, RF locking state)
· Direct power saving function: Power supply current in power saving mode
Typ. 0.1
µ
A (V
CC
= 3V, Ta = +25
°
C), Max. 10
µ
A (V
CC
= 3V)
· Dual modulus prescaler: 1750 MHz prescaler (64/65 or 128/129)/600 MHz prescaler (8/9 or 16/17)
· Serial input 14-bit programmable reference divider: R = 3 to 16,383
· Serial input programmable divider consisting of:
- Binary 7-bit swallow counter: 0 to 127
- Binary 11-bit programmable counter: 3 to 2,047
· Software selectable charge pump current
· Onchip phase control for phase comparator
· Operating temperature: Ta = 40 to +85
°
C
· Pin compatible with MB15F03, MB15F03L
s
PACKAGES
16-pin plastic SSOP
16-pad plastic BCC
(FPT-16P-M05)
(LCC-16P-M04)
3
MB15F03SL
s
PIN DESCRIPTION
Pin no.
Pin
name
I/O
Descriptions
SSOP
BCC
1
16
GND
RF
Ground for RF-PLL section.
2
1
OSC
IN
I
The programmable reference divider input. TCXO should be connected
with a AC coupling capacitor.
3
2
GND
IF
Ground for the IF-PLL section.
4
3
fin
IF
I
Prescaler input pin for the IF-PLL.
Connection to an external VCO should be via AC coupling.
5
4
V
CCIF
Power supply voltage input pin for the IF-PLL section.
6
5
LD/fout
O
Lock detect signal output (LD)/phase comparator monitoring
output (fout).
The output signal is selected by LDS bit in the serial data.
LDS bit = "H" ; outputs fout signal
LDS bit = "L" ; outputs LD signal
7
6
PS
IF
I
Power saving mode control for the IF-PLL section. This pin must be set at
"L" during Power-ON. (Open is prohibited.)
PS
IF
= "H" ; Normal mode
PS
IF
= "L" ; Power saving mode
8
7
Do
IF
O
Charge pump output for the IF-PLL section.
Phase characteristics of the phase detector can be selected via
programming of the FC-bit.
9
8
Do
RF
O
Charge pump output for the RF-PLL section.
Phase characteristics of the phase detector can be selected via
programming of the FC-bit.
10
9
PS
RF
I
Power saving mode control for the RF-PLL section. This pin must be set at
"L" during Power-ON. (Open is prohibited.)
PS
RF
= "H" ; Normal mode
PS
RF
= "L" ; Power saving mode
11
10
Xfin
RF
I
Prescaler complementary input for the RE-PLL section.
This pin should be grounded via a capacitor.
12
11
V
CCRF
Power supply voltage input pin for the RF-PLL section, the shift register
and the oscillator input buffer. When power is OFF, latched data of RF-PLL
is lost.
13
12
fin
RF
I
Prescaler input pin for the RF-PLL.
Connection to an external VCO should be via AC coupling.
14
13
LE
I
Load enable signal inpunt (with a schmitt trigger input buffer.)
When the LE bit is set "H", data in the shift register is transferred to the
corresponding latch according to the control bit in the serial data.
15
14
Data
I
Serial data input (with a schmitt trigger input buffer.)
A data is transferred to the corresponding latch (IF-ref counter, IF-prog.
counter, RF-ref. counter, RF-prog. counter) according to the control bit in
the serial data.
16
15
Clock
I
Clock input for the 23-bit shift register (with a schmitt trigger input buffer.)
One bit of data is shifted into the shift register on a rising edge of the clock.
5
MB15F03SL
s
ABSOLUTE MAXIMUM RATINGS
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
s
RECOMMENDED OPERATING CONDITIONS
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the device's electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
Parameter
Symbol
Rating
Unit
Remark
Min.
Max.
Power supply voltage
V
CC
0.5
+4.0
V
Input voltage
V
I
0.5
V
CC
+0.5
V
Output voltage
V
O
GND
V
CC
V
Storage temperature
T
stg
55
+125
°
C
Parameter
Symbol
Value
Unit
Remark
Min.
Typ.
Max.
Power supply voltage
V
CC
2.4
3.0
3.6
V
Input voltage
V
I
GND
V
CC
V
Operating temperature
Ta
40
+85
°
C
PDF 
ZIP
