September 1995
Edition 6.0a
DATA SHEET
Copyright
©
1994 by FUJITSU LIMITED and FUJITSU MICROELECTRONICS, INC.
1
ABSOLUTE MAXIMUM RATINGS (see NOTE)
Rating
Power Supply Voltage
Symbol
Value
Unit
NOTE:
Permanent device damage may occur if the above Absolute Maximum Ratings
are exceeded. Functional operation should be restricted to the conditions as
detailed in the operational sections of this data sheet. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
PIN ASSIGNMENT
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric fields. How-
ever, it is advised that normal precautions be taken to avoid
application of any voltage higher than maximum rated volt-
ages to this high impedance circuit.
SERIAL INPUT PLL FREQUENCY SYNTHESIZER
MB1501/MB1501H/MB1501L
Output Voltage
Output Current
V
CC
I
OUT
mA
PLASTIC PACKAGE
FPT-16P-M06
V
PH
±
10
V
V
T
STG
°
C
Storage Temperature
55 to +125
Open-drain Output
V
V
OUT
V
0.5 to +7.0
V
CC
to 12.0
0.5 to V
CC
+0.5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
OSC
IN
OSC
OUT
V
P
V
CC
D
O
GND
LD
f
in
ØR
ØP
f
P
f
r
FC
LE
Data
Clock
( TOP VIEW )
SERIAL INPUT PLL FREQUENCY SYNTHESIZER
WITH 1.1GHz PRESCALER
The Fujitsu MB1501/MB1501H/MB1501L, utilizing BI-CMOS technology, is a
single chip serial input PLL frequency synthesizer with pulse-swallow function.
The MB1501 series contain a 1.1GHz two modulus prescaler that can select either
64/65 or 128/129 divide ratio; control signal generator; 16-bit shift register; 15-bit
latch; programmable reference divider (binary 14-bit programmable reference
counter); 1-bit switch counter; phase comparator with phase inverse function;
charge pump; crystal oscillator; 19-bit shift register; 18-bit latch; programmable
divider (binary 7-bit swallow counter and binary 11-bit programmable counter).
The MB1501 operates on a low supply voltage (3V typ) and consumes low power
(45mW at 1.1GHz).
PLASTIC PACKAGE
DIP-16P-M04
MB1501
V
P
Voltage
V
OOP
Voltage
Lock up
time
D
O
Output
Width
High-level
Output
Current
Low-level
Output
Current
8V max
8.5V max
Middle speed
Middle
Middle
Middle
MB1501 Product Line
Condition
V
P
,V
PL
MB1501H
MB1501/1501L
V
CC
to 10.0
V
OOPH
0.5 to 11.0
V
OOP
,V
OOPL
MB1501H
MB1501/1501L
0.5 to 9.0
·
High operating frequency: f
IN MAX
=1.1GHz (P
IN MIN
=0.20V
P-P
)
·
On-chip prescaler
·
Low power supply voltage: 2.7V to 5.5V (3.0V typ)
·
Low power supply consumption: 45mW (3.0V, 1.1GHz operation)
·
Serial input 18-bit programmable divider consisting of:
Binary 7-bit swallow counter (Divide ratio: 0 to 127)
Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
·
Serial input 15-bit programmable reference divider consisting of:
Binary 14-bit programmable reference counter (Divide ratio: 8 to 16383)
1-bit switch counter (SW) Sets divide ratio of prescaler
·
2types of phase detector output
On-chip charge pump (Bipolar type)
Output for external charge pump
·
Wide operating temperature: T
A
=40
°
C to +85
°
C
MB1501H 10V max
10.0V max High speed
Low
High
Low
MB1501L 8V max
8.5V max
Low speed
High
Low
High
MB1501L
MB1501H
MB1501
2
MB1501/MB1501H/MB1501L BLOCK DIAGRAM
4
6
V
CC
GND
16-Bit Shift Register
16-Bit Shift Register
15-Bit Latch
15-Bit Latch
11
LE
Programmable
Reference Divider
Binary 14-Bit
Reference Counter
1-bit
SW
Crystal
Oscillator
Circuit
OSC
IN
1
OSC
OUT
2
19-Bit Shift Register
19-Bit Shift Register
18-Bit Latch
7-Bit Latch
11-Bit Latch
Programmable Divider
Control Circuit
Binary 7-Bit
Swallow Counter
Binary 11-Bit
Programmable Counter
10
Data
Control
1-Bit Latch
Prescaler
Circuit
9
Clock
8
f
in
Phase
Comparator
Charge
Pump
f
r
FC
LD
O
R
O
P
16
7
12
13
D
O
5
f
P
14
V
P
3
15
MB1501L
MB1501H
MB1501
3
PIN DESCRIPTIONS
Pin No.
Pin Name
Descriptions
1
2
3
OSC
IN
V
P
Oscillator input.
Oscillator output.
A crystal is placed between OSC
IN
and OSC
OUT
.
Power supply input for charge pump.
4
V
CC
Power supply voltage input.
OSC
OUT
D
O
5
Charge pump output.
Phase characteristic can be inversed depending upon FC input.
6
GND
Ground.
LD
Phase comparator output.
This pin outputs high when the phase is locked. While the phase difference of f
r
and f
p
exists,
the output level goes low.
f
in
Prescaler input.
The connection with an external VCO should be an AC connection.
7
8
Clock
9
Clock input for 19-bit shift register and 16-bit shift register.
Each rising edge of the clock shifts one bit of data into the shift registers.
Serial data of binary code input.
The last bit of the data is a control bit. The last data bit specifies which latch is activated.
When the last bit is high level and LE is high-level, data is transferred to 15-bit latch.
When the last bit is low level and LE is high level, data is transferred to 18-bit latch.
10
Data
11
LE
Load enable input (with internal pull up resistor).
When LE is high level (or open), data stored in the shift register is transferred to latch depend-
ing on the control data.
FC
Phase selecting input of phase comparator (with internal pull up resistor). When FC is low
level, charge pump and phase detector characteristics can be inversed.
13
Monitor pin of phase comparator input.
It is the same as programmable reference divider output.
14
f
r
f
P
Monitor pin of phase comparator input.
It is the same as programmable divider output.
12
Outputs for external charge pump.
Phase characteristics can be inversed depending on FC input.
O
P pin is an N-channel open-drain output.
15
16
O
P
I/O
I
O
--
--
O
--
O
I
I
I
I
O
O
O
O
O
O
R
MB1501L
MB1501H
MB1501
4
FUNCTIONAL DESCRIPTIONS
SERIAL DATA INPUT
Serial data input is input using Data pin, Clock pin and LE pin, The 15-bit programmable reference divider and 18-bit programmable
divider are controlled respectively.
On rising edge of the clock shifts one bit of the data into the internal shift registers.
When load enable (LE) is high level (or open), data stored in shift resisters is transferred to 15-bit latch or 18-bit latch depending upon
the control bit level.
Control data "H" ; Data is transferred into 15-bit latch.
Control data "L" ; Data is transferred into 18-bit latch.
PROGRAMMABLE REFERENCE DIVIDER
Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is
shown below.
1
2
3
4
S
5
S
6
S
7
S
8
S
9
S
10
S
11
12
S
S
13
S
14
SW
C
S
S
S
Control bit
LSB
Divide ratio of prescaler setting bit
MSB
S
14
13
12
11
S
10
S
9
S
8
S
7
S
6
S
5
S
4
3
S
S
2
S
1
S
S
S
S
Divide
ratio
R
8
9
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
SW: Divide ratio of prescaler setting bit.
SW="H" : 64
SW="L" : 128
S
1
to S
14
: Divide ratio of programmable reference counter setting bits (8 to 16383)
C: Control bit (Control bit is set to high.)
14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO
First data input
Last data input
Data input
Divide ratio less than 8 is prohibited.
Divide ratio R: 8 to 16383
16383
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Divide ratio of programmable reference counter setting bits
MB1501L
MB1501H
MB1501
5
FUNCTIONAL DESCRIPTIONS
PROGRAMMABLE DIVIDER
Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter.
Serial 19-bit data format is shown below.
1
2
3
4
S
5
S
6
S
7
S
8
S
9
S
10
S
11
12
S
S
13
S
14
S
C
S
S
S
Control bit
LSB
MSB
S
15
S
16
S
17
S
18
Divide ratio of programmable counter
setting bits
S
7
S
6
S
5
S
4
3
S
S
2
S
1
Divide
ratio
A
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
·
·
·
·
·
·
·
·
Divide ratio A : 0 to 127
18
17
16
15
S
14
S
13
S
12
S
11
S
10
S
9
S
8
S
S
S
S
Divide
ratio
N
16
17
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0
1
0
0
0
0
0
0
·
·
·
·
·
·
·
·
·
·
·
·
Divide ratio less than 16 is prohibited.
Divide ratio N : 16 to 2047
First data input
Last data input
Data input
7-BIT SWALLOW COUNTER DIVIDE RATIO
11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO
S
8
to S
18
:Divide ratio of programmable counter setting bits (16 to 2047)
S
1
to S
7
: Divide ratio of swallow counter setting bits (0 to 127)
C: Control bit (Control bit is set to low.)
Dara is input from MSB data.
127
1
1
1
1
1
1
1
2047
1
1
1
1
1
1
1
1
1
1
1
Divide ratio of swallow counter
setting bits
PDF 
ZIP