ChipFind - Datasheet

Part Number DDU39F

Download:  PDF   ZIP
DDU39F
Doc #01017
DATA DELAY DEVICES, INC.
1
11/12/01
3 Mt. Prospect Ave. Clifton, NJ 07013
MECHANICALLY VARIABLE
TTL DELAY LINE
(SERIES DDU39F)
FEATURES
PACKAGES
·
Ideal for "Set and Forget" applications
·
Multi-turn adjustment screw (approx. 15 turns)
·
Fits standard 16-pin DIP socket
·
Input & output fully TTL interfaced & buffered
(10 T
2
L fan-out capability)
·
Resolution:
0.5ns typical
·
Adjustment range:
7ns to 25ns
·
Output rise time:
4ns typical
·
Min. input pulse width:
10ns
·
Power dissipation:
230mW maximum
·
Operating temperature:
0
°
to 70
°
C (Commercial)
-55
°
to 125
°
C (Military)
FUNCTIONAL DESCRIPTION
The DDU39F-series device is a mechanically variable, FAST-TTL interfaced
delay line. The signal input (IN) is reproduced at the tap output (OUT), shifted
by an amount which can be adjusted between 7ns and 25ns. The device
operates from a single 5V supply and is TTL interfaced, capable of driving up
to 10 TTL loads.
SERIES SPECIFICATIONS
Functional Diagram
GND
IN
OUT
.150
.500
.880
.500
.020
Package Dimensions
.150
.265
.300
.100
7 x .100 = .700
.070
.100
.012
data
delay
devices,
inc.
®
®
3
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
IN
NC
NC
NC
NC
NC
NC
GND
VCC
NC
OUT
NC
NC
NC
NC
GND
DDU39F
(Commercial)
DDU39FM (Military)
PIN DESCRIPTIONS
IN
Signal Input
OUT
Fixed Output
VCC
+5V
GND
Ground
NC
No connection
©
©
2001 Data Delay Devices
DDU39F
Doc #01017
DATA DELAY DEVICES, INC.
2
11/12/01
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
APPLICATION NOTES
HIGH FREQUENCY RESPONSE
The DDU39F tolerances are guaranteed for input
pulse widths and periods greater than those
specified in the test conditions. Although the
device will function properly for pulse widths as
small as 10ns and periods as small 20ns (for a
symmetric input), the delays may deviate from
their values at low frequency. However, for a
given input condition, the deviation will be
repeatable from pulse to pulse. Contact technical
support at Data Delay Devices if your application
requires device testing at a specific input
condition.
POWER SUPPLY BYPASSING
The DDU39F relies on a stable power supply to
produce repeatable delays within the stated
tolerances. A 0.1uf capacitor from VCC to GND,
located as close as possible to the VCC pin, is
recommended. A wide VCC trace and a clean
ground plane should be used.
DEVICE SPECIFICATIONS
TABLE 1: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
MIN
MAX
UNITS
NOTES
DC Supply Voltage
V
CC
-0.3
7.0
V
Input Pin Voltage
V
IN
-0.3
V
DD
+0.3
V
Storage Temperature
T
STRG
-55
150
C
Lead Temperature
T
LEAD
300
C
10 sec
TABLE 2: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
High Level Output Voltage
V
OH
2.5
3.4
V
V
CC
= MIN, I
OH
= MAX
V
IH
= MIN, V
IL
= MAX
Low Level Output Voltage
V
OL
0.35
0.5
V
V
CC
= MIN, I
OL
= MAX
V
IH
= MIN, V
IL
= MAX
High Level Output Current
I
OH
-1.0
mA
Low Level Output Current
I
OL
20.0
mA
High Level Input Voltage
V
IH
2.0
V
Low Level Input Voltage
V
IL
0.8
V
Input Clamp Voltage
V
IK
-1.2
V
V
CC
= MIN, I
I
= I
IK
Input Current at Maximum
Input Voltage
I
IHH
0.1
mA
V
CC
= MAX, V
I
= 7.0V
High Level Input Current
I
IH
20
µ
A
V
CC
= MAX, V
I
= 2.7V
Low Level Input Current
I
IL
-0.6
mA
V
CC
= MAX, V
I
= 0.5V
Short-circuit Output Current
I
OS
-60
-150
mA
V
CC
= MAX
Output High Fan-out
25
Unit
Output Low Fan-out
12.5
Load
DDU39F
Doc #01017
DATA DELAY DEVICES, INC.
3
11/12/01
3 Mt. Prospect Ave. Clifton, NJ 07013
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT:
OUTPUT:
Ambient Temperature: 25
o
C
±
3
o
C
Load:
1 FAST-TTL Gate
Supply Voltage (Vcc): 5.0V
±
0.1V
C
load
:
5pf
±
10%
Input Pulse:
High = 3.0V
±
0.1V
Threshold: 1.5V (Rising & Falling)
Low = 0.0V
±
0.1V
Source Impedance:
50
Max.
Rise/Fall Time:
3.0 ns Max. (measured
between 0.6V and 2.4V )
Pulse Width:
100ns
Period:
1000ns
NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.
IN
OUT
OUT
TRIG
IN
TRIG
Test Setup
DEVICE UNDER
TEST (DUT)
OSCILLOSCOPE
PULSE
GENERATOR
Timing Diagram For Testing
D
RISE
D
FALL
PER
IN
PW
IN
T
RISE
T
FALL
0.6
0.6
1.5
1.5
2.4
2.4
1.5
1.5
V
IH
V
IL
V
OH
V
OL
INPUT
SIGNAL
OUTPUT
SIGNAL