800 MHz Clock Distribution IC,1.5 GHz
Inputs, Dividers, Delay Adjust, Five Outputs
Preliminary Technical Data
AD9512
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2004 Analog Devices, Inc. All rights reserved.
FEATURES
Two 1.5 GHz, differential clock inputs
5 programmable dividers, 1 to 32, all integers
Phase select for output-to-output coarse delay adjust
3 independent 800 MHz LVPECL outputs
Additive output jitter 225 fs rms
2 independent 800 MHz/250 MHz LVDS/CMOS clock outputs
Additive output jitter 275 fs rms
Fine delay adjust on 1 output, 6-bit delay word
4-wire or 3-wire serial control port
Space-saving, 48-lead LFCSP
APPLICATIONS
Low jitter, low phase noise clock distribution
Clocking high speed ADCs, DACs, DDS, DDC, DUC, MxFEs
High performance wireless transceivers
High performance instrumentation
Broadband infrastructure
GENERAL DESCRIPTION
The AD9512 provides a multi-output clock distribution in a
design that emphasizes low jitter and phase noise in order to
maximize data converter performance. Other applications with
demanding phase noise and jitter requirements also benefit
from this part.
There are five independent clock outputs. Three outputs are
LVPECL, and two are selectable as either LVDS or CMOS levels.
The LVPECL and LVDS outputs operate to 800 MHz, and the
CMOS outputs operate to 250 MHz.
Each output has a programmable divider, which may be
bypassed or set to divide by any integer up to 32. The phase of
one clock output relative to another clock output may be varied
by means of a divider phase select function that serves as a
coarse timing adjustment.
One of the LVDS/CMOS outputs also features a programmable
delay element with a range of up to 10 ns of delay. This fine
tuning delay block has 6-bit resolution, giving 64 possible delays
from which to choose.
FUNCTIONAL BLOCK DIAGRAM
OUT0
OUT0B
SERIAL
CONTROL
PORT
OUT3
OUT3B
DSYNCB
DSYNC
SCLK
SDIO
SDO
CSB
FUNCTION
SYNCB,
RESETB PDB
LVDS/CMOS
OUT2
OUT2B
OUT1
OUT1B
OUT4
OUT4B
LVPECL
LVPECL
LVPECL
VS
GND
LVDS/CMOS
STATUS
SYNC
STATUS
VREF
RSET
PROGRAMMABLE DIVIDERS
& PHASE ADJUST
DELAY ADJUST
CLK2
CLK2B
CLK1
CLK1B
DETECT
SYNC
AD9512
T
/1,/2,/3 ... /31,/32
/1,/2,/3 ... /31,/32
/1,/2,/3 ... /31,/32
/1,/2,/3 ... /31,/32
/1,/2,/3 ... /31,/32
Figure 1.
The AD9512 is ideally suited for data converter clocking
applications where maximum converter performance is
achieved by encode signals with subpicosecond jitter.
The AD9512 is available in a 48-lead LFCSP and may be
operated from a single 3.3 V supply. The temperature range is
-40°C to +85°C.
AD9512
Preliminary Technical Data
Rev. 0 | Page 2 of 2
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
OUT3
OUT3B
AD9512
Top View
(Not to scale)
48-lead LFCSP 7 x 7 x 0.85
S
T
A
T
U
S
S
C
L
K
S
D
I
O
S
D
O
C
S
B
V
S
G
N
D
O
U
T
2
B
O
U
T
2
V
S
V
S
G
N
D
VS
VS
VS
OUT4B
OUT4
OUT1B
OUT1
DSYNC
DSYNCB
VS
VS
CLK1
CLK1B
FUNCTION
DNC
V
S
G
N
D
G
N
D
G
N
D
G
N
D
V
S
V
S
V
S
R
S
E
T
O
U
T
0
B
O
U
T
0
pin 1
indicator
CLK2B
CLK2
VS
VS
VS
VS
V
S
VS
Figure 2.
Note that the exposed paddle on this package is an electrical connection as well as a thermal enhancement. For the device to
function properly, the paddle must be attached to ground, GND.
© 2004 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
PR05287-0-11/04(PrA)
PDF 
ZIP